

2.1

VMware 7.1

Fedora 10

installer 2.0

scl 10.9.3 11.1

dc syn_vC-2009.06-SP5

vcs vcs-mx_vD-2009.12

simif simif_vC-2009.06-SP1

pt prime time pts_vD-2009.12-SP1



EETOP

2.1

2.1

VMware Linux VMware Tools VMware Tools

U Fedora 10 U



Windows Linux Synopsy

Linux

2.2

2.2.1

Fedora10 /home/chenhaoli Fedora10

```
/home/chenhaoli/eda□□□□/synopsys□□□□|--installer
|--tar□□□ installer □□□□□
|--installer_v2.0□□□□□□
|--scl
|--tar□□□ scl □□□□□
|--scl_v10.9.3□scl □□□□□
|--license□□□ license□
|--dc
|--tar□□□ dc □□□□□
|--dc_2009□dc_2009 □□□□□
|--vcs
|--tar□□□ dc □□□□□
|--vcs_2009□vcs_2009 □□□□□
|--simif
|--tar□□□ dc □□□□□
|--simif_2009□simif_2009 □□□□□
|--pt
|--tar□□□ dc □□□□□
|--pt_2009□pt_2009 □□□□□
```

2.2.2 □□□□□□

```
□ installer_v2.0.tar.Z □□□/synopsys/installer/tar □□ scl_v10.9.3_common.tar □ scl_v10.9.3_linux.tar
□ □ □ /synopsys/scl/tar □ □ syn_vC-2009.06-SP5_common.tar □ syn_vC-2009.06-SP5_linux.tar □ □
□/synopsys/ dc/ tar □□
```

2.3 □□ installer_v2.0

```
□□□□□□□□□□
```

```
[chenhaoli@localhost ~]$ su
```

```
Password:
```

```
[root@localhost chenhaoli]#
```

```
□□ installer_v2.0 □□□□□□
```

```
[root@localhost chenhaoli]# cd /home/chenhaoli/eda/synopsys/installer/tar
```

```
□□□ installer_v2.0.tar.Z
```

```
tar -zxvf installer_v2.0.tar.Z -C /home/chenhaoli/eda/synopsys/installer/installer_v2.0
```

```
□□□□□□□□ □□□□□□
```


```
KO
```

2.4 □□ scl_v10.9.3

2.4.1 □□ sch

```
□□□ linux □□□□□□□□□□□□□□□□ sch□□□□□□□□□□
```

```
□ Fedora10 □□□□□□□□ tcsh-6.15-6.fc10.i386.rpm□□□□ Linux □□□□
```



□□ rpm □

```
[root@localhost synopsys]# cd /home/chenhaoli/eda/synopsys
```

```
[root@localhost synopsys]# rpm -i tcsh-tcsh-6.15-6.fc10.i386.rpm
```

2.4.2 □□ installer_v2.0 □□□□

□□ installer_v2.0 □□□□

```
[root@localhost installer_v2.0]# cd /home/chenhaoli/eda/synopsys/installer/installer_v2.0
```



□□ installer_v2.0


```
[root@localhost installer_v2.0]# ./installer -gui
```


□□□□□□□□□□


□□ scl_v10.9.3 □□□□□□











KO

2.5 □□□□ Synopsys □□


□□□□□□□□□ Synopsys □□□

□ □ vcs-mx_2009 □ □ □ □ □ □ □ □ □ □ □ □ □ vcs-mx_vD-2009.12_common.tar □ vcs-mx_vD-2009.12_linux.tar □ vcs-mx_vD-2009.12_amd64.tar □ □ □ □ □ □


2.6 □□ license

2.6.1 □□□□□ MAC □□

□□ Linux □□□□□□□□□□



□□□□□.vmx □□





□□ ethernet0.generatedAddress = "00:0c:29:b5:55:20" □□□ MAC □□□ 000c29b55520 □□□□□□

□□□□□□

2.6.2 □□ synopsis.dat

□□ LicGen.exe



FlexLM License Generator

File LicensePack Help

EFA FlexLM License generator

4

Product Name

Select Host ID

☐ Any
 ☐ Hostname
 ☐ FLEXID6
 ☐ FLEXID8
☐ Ethernet
 ☐ Disk
 ☐ FLEXID7
 ☐ Vendor
 1 ☐ Custom 虚拟机MAC地址

2 ☐ Use Daemon

Select Daemon ID

☐ Any
 ☐ Hostname
 ☐ FLEXID6
 ☐ FLEXID8
☐ Ethernet
 ☐ Disk
 ☐ FLEXID7
 ☐ Vendor
 3 ☐ Custom 虚拟机MAC地址

Tested for Synthesis 2001.11 and FPGA Compiler II 2001.11 FC 3.60

Ready


Generated License

```

SERVER v020492 000c29b55520 27000
DAEMON snpslmd !!!Path_to_snpslmd.exe
PACKAGE EFA_Synopsys_1 snpslmd 2019.12 70D09021D4097528EC8B COMPONENTS="A3200DX
A54SXA A7 AARKOS-A ace_core acega acehdl acehdl/beta_status acehdl/interna
acehdl_gui ACEX1K ACS ACT2-1200XL ACT3 AdvanceCalibration_all AdvancedCali
AIM_DEBUG AIM_DECRYPT AIM_DEVELOPER AIM_ENCRYPT aiu_foundation alien2lig_a
amat-calib_all amga amps amps/cso amps/pfx amps/tr AN-Impl3D_all any_techn
PACKAGE EFA_Synopsys_2 snpslmd 2019.12 20309051BDBA0A95AB45 COMPONENTS="APACH AP
APEX20K APEX20KC APEX20KE APEXII APGA4AP APGACS APGADP APGAHPO APGApwr APG
APGATime APHPO Apollo ApolloGA APPower APpwr APRU APSolar APSolarII APTIME
arc/bcx arc/c2x arc/c3x arc/cns arc/dnx arc/dpx arc/gds2 arc/giper arc/lef
PACKAGE EFA_Synopsys_3 snpslmd 2019.12 403060310B185B612D2E COMPONENTS="arc/ppx
arc1 arc2 arcexpert arcfc arcviewer arcviewer/raph arcxl ARKOS-A ARKOS-B A
ARKOS-E ARKOS-Ice ARKOS-Mcomp ARKOS-Rtlcomp ARKOS-Scomp ARKOS-Simul ARM7TD
AstroExp Astro-Express AstroGA AstroRail Astro-Rail AstroRailSA AstroSpeci
Astro-Xtalk ATMEL ATMWB_ATMLAYER ATMWB_UTOPIA avanwaves" ck=170
PACKAGE EFA_Synopsys_4 snpslmd 2019.12 A0C060A14EB9A1FE9AF0 COMPONENTS="avanwave
BC-FPGA BC-FPGA-HDL BC-FPGA-UHDL BC-HDL BC-Schedule BC-UHDL Behavioral-Ana
Behavioral-Compiler BOA-BRT c_exe_ax c_exe_cbx c_exe_drc c_exe_gx c_exe_ip
CA-Chip-Edit CA-CP-Advanced CA-CP-Basic CA-CP-Standard cadence cadence_epi
CA-Frame CA-Hier-Timer CA-Optimization CA-Timer CA-Utils CBA-ApolloGA-Inte
CBA-Blk-Export CBA-Blk-Import CBA-CadenceSE-Interface CBA-DS-Beta CBA-Fram
  
```



Ready for save

□□□ synopsys.dat



2.6.3 □□ license.dat

- synopsys.dat □□ Synopsys SSS Feature Keygen □□□
- windows □□□□□ doc □□



□□ KeyGen.exe



```
license.dat - 记事本
文件(F) 编辑(E) 格式(O) 查看(V) 帮助(H)

#Synopsys SCL v10.9.1 License File, Generated by Team ZWT 2006.
#For EVALUATION only. If you like this software, BUY it!

SERVER <host_name> 000c29b55520 27000
VENDOR snpslmd
USE SERVER

FEATURE SSS snpslmd 1.0 31-dec-2020 uncounted ED6EF85B8F17D5781D8F \
  VENDOR_STRING="69656 d1d88 34cc3 36f8e 3a5e5 5fae4 70228 44942 \
  4fa94 e7e" HOSTID=000c29b55520 ISSUER="Team ZWT 2006" \
  NOTICE="Licensed to mammoth//ZWT 2006 [PLEASE DO NOT DELETE THIS \
  SSS KEY]" SN=RK:1978-0:001224:0 START=1-jan-2006
```

2.6.4 □□ licese

□□□□□□ license.dat□□ license.dat □□□□□□□□ synopsis.dat □

FEATURE SSS snpslmd 1.0 31-dec-2020 uncounted ED6EF85B8F17D5781D8F \
 VENDOR_STRING="69656 d1d88 34cc3 36f8e 3a5e5 5fae4 70228 44942 \
 4fa94 e7e" HOSTID=000c29b55520 ISSUER="Team ZWT 2006" \
 NOTICE="Licensed to mammoth//ZWT 2006 [PLEASE DO NOT DELETE THIS \
 SSS KEY]" SN=RK:1978-0:001224:0 START=1-jan-2006

□□ synopsis.dat □ hostname □ snpslmd □□

在linux系统中输入命令“hostname”查询主机名字
 lchenhaoli@localhost ~\$ hostname
 然后将“localhost”替换成自己的主机名字

```
synopsys.dat - 记事本
文件(F) 编辑(E) 格式(O) 查看(V) 帮助(H)

SERVER localhost 000c29b55520 27000
DAEMON snpslmd /home/chenhaoli/eda/synopsys/scl/scl v10.9.3/linux/bin/snpslmd
FEATURE SSS snpslmd 1.0 31-dec-2020 uncounted ED6EF85B8F17D5781D8F \
  VENDOR_STRING="69656 d1d88 34cc3 36f8e 3a5e5 5fae4 70228 44942 \
  4fa94 e7e" HOSTID=000c29b55520 ISSUER="Team ZWT 2006" \
  NOTICE="Licensed to mammoth//ZWT 2006 [PLEASE DO NOT DELETE THIS \
  SSS KEY]" SN=RK:1978-0:001224:0 START=1-jan-2006

PACKAGE EFA_Synopsys_1 snpslmd 2019.12 70D09021D4097528EC8B COMPONENTS="A3200DX A42HX A500K A54SX \
  A54SXA A7 AARKOS-A ace_core acega acehdl acehdl/beta_status acehdl/internal_use acehdl_beta \
  acehdl_gui ACEX1K ACS ACT2-1200XL ACT3 AdvanceCalibration_all AdvancedCalibration_all \
  AIM_DEBUG AIM_DECRYPT AIM_DEVELOPER AIM_ENCRYPT aiu_foundation alien2lig_all ALTGEN1 ALTGEN2 \
  amat-calib_all amga amps amps/cso amps/pfx amps/tr AN-Impl3D_all any_technology" ck=244

PACKAGE EFA_Synopsys_2 snpslmd 2019.12 20309051BDBA0A95AB45 COMPONENTS="APACH APATD APCS APDP \
  APEX20K APEX20KC APEX20KE APEXII APGA4AP APGACS APGADP APGAHPD APGApwr APGASolar APGASolarII \
  APGATime APHPD Apollo ApolloGA APPOWER APpwr APRU APSolar APSolarII APTime APXtalk arc \
  arc/bcx arc/c2x arc/c3x arc/cns arc/dnx arc/gds2 arc/giper arc/lefdef" ck=169

PACKAGE EFA_Synopsys_3 snpslmd 2019.12 403060310B185B612D2E COMPONENTS="arc/ppx arc/pro arc/r3x \
  arc1 arc2 arcexpert arcfc arcviewer arcviewer/raph arcxl ARKOS-A ARKOS-B ARKOS-C ARKOS-D \
  ARKOS-E ARKOS-Ice ARKOS-Mcomp ARKOS-Rtlcomp ARKOS-Scomp ARKOS-Simul ARM7TDMI Astro AstroBeta \
  AstroExp Astro-Express AstroGA AstroRail Astro-Rail AstroRailSA AstroSpecialBeta AstroXtalk \
  AstroXtalk ATHEL ATMWB ATMWB ATMWB UTOPIA avanwaves" ck=170


PACKAGE EFA_Synopsys_4 snpslmd 2019.12 A0C060A14EB9A1FE9AF0 COMPONENTS="avanwaveswin awe_rcr \
  BC-FPGA BC-FPGA-HDL BC-FPGA-UHDL BC-HDL BC-Schedule BC-UHDL Behavioral-Analyzer \
  Behavioral-Compiler B0A-BRT c_exe_ax c_exe_cbx c_exe_drc c_exe_gx c_exe_ipc c_exe_lvs \
  CA-Chip-Edit CA-CP-Advanced CA-CP-Basic CA-CP-Standard cadence cadence epic CA-Foundation \
  CA-Frame CA-Hier-Timer CA-Optimization CA-Timer CA-Utils CBA-ApolloGA-Interface \
  CBA-Bik-Export CBA-Bik-Import CBA-CadenceSE-Interface CBA-DS-Beta CBA-Frame CBA-Logical-DS" \
  ck=11

PACKAGE EFA_Synopsys_5 snpslmd 2019.12 A0E0B07123DAE9F4BE1 COMPONENTS="CBA-Logical-MA \
  CBA-Physical-DS CBA-Physical-MA CBA-Transport CD-Compiled-Lib-Gen CD-Compiled-Sys-Gen CD-GDI \
  CD-GDI-Link CD-Model-Developer CD-MSSC-Cross-Probe CD-MSSC-Netlist CD-Present-Builder \
  CD-Present-Layer-Gen CD-REX cdsaavmx cdsaawaves cdsmetalib cdsnet CD-Uhdlgen-Gen \
  CD-Uhdlgen-GUI chipviewer cmoc cmoc/ax cmoc/cbx cmoc/drc cmoc/gx cmoc/gxadu cmoc/hdrc \
  cmoc/hlvs cmoc/ipc cmoc/lvs cmoc/viewer CmView CoCentric-FXD-GUI CoCentric-FXD-Interpolator \
  CoCentric-FXD-Simulation" ck=7
```


snpslmd执行文件的路径
 从license.dat拷贝过来的字段

2.6.5 □□ license

□□□□□ synopsis.dat □□□/home/chenhaoli/eda/synopsys/license □□□




□□ sssverify □□□□ license



KO

2.7 □□□□□□

□□ linux □□□□□□□□.bashrc □□□□



#####.bashrc#####

#####

#lmgrd

export PATH="/home/chenhaoli/eda/synopsys/scl/scl_v10.9.3/linux/bin: "\$PATH

#start synopsys license using lmgrd

alias lmli2="lmgrd -c /home/chenhaoli/eda/synopsys/license/synopsys.dat -l ~/syn_lic.log"

setenv VCS_ARCH_OVERRIDE linux

#Design Compiler

export PATH="/home/chenhaoli/eda/synopsys/dc/dc_2009/bin: "\$PATH

#vcs-mx

export PATH="/home/chenhaoli/eda/synopsys/vcs/vcs-mx_2009/bin: "\$PATH

#simif

export PATH="/home/chenhaoli/eda/synopsys/simif/simif_2009/bin: "\$PATH

#pts

export PATH="/home/chenhaoli/eda/synopsys/pt/pt_2009/bin: "\$PATH

#Set Home Directory

export SYNOPSYS="/home/chenhaoli/eda/synopsys"

export DC_HOME="/home/chenhaoli/eda/synopsys/dc/dc_2009"

export VCS_HOME="/home/chenhaoli/eda/synopsys/vcs/vcs-mx_2009"


export SIMIF_HOME="/home/chenhaoli/eda/synopsys/simif/simif_2009"

export PT_HOME="/home/chenhaoli/eda/synopsys/pt/pt_2009"

#SNPSLMD_LICENSE_FILE

export SNPSLMD_LICENSE_FILE=27000@localhost

```
#Alias
alias dc="dc_shell"
alias dv="design_vision"
alias vcs="vcs"
alias simif="simif"
alias pt="primetime"
```



The image shows a screenshot of a text editor window displaying the contents of a `.bashrc` file. The editor has a menu bar with options: New, Open, Save, Print..., Undo, Redo, Cut, Copy, Paste, Find, Replace. The file content is as follows:

```
# Source global definitions
if [ -f /etc/bashrc ]; then
    . /etc/bashrc
fi

# User specific aliases and functions
#####
#lmgrd
export PATH="/home/chenhaoli/eda/synopsys/scl/scl_v10.9.3/linux/bin:$PATH"
#start synopsys license using lmgrd
alias lml2="lmgrd -c /home/chenhaoli/eda/synopsys/license/synopsys.dat -l ~/syn_lic.log"

setenv VCS_ARCH_OVERRIDE linux

#Design Compiler
export PATH="/home/chenhaoli/eda/synopsys/dc/dc_2009/bin:$PATH"
#vcs-mx
export PATH="/home/chenhaoli/eda/synopsys/vcs/vcs-mx_2009/bin:$PATH"
#simif
export PATH="/home/chenhaoli/eda/synopsys/simif/simif_2009/bin:$PATH"
#pts
export PATH="/home/chenhaoli/eda/synopsys/pt/pt_2009/bin:$PATH"

#Set Home Directory
export SYNOPSYS="/home/chenhaoli/eda/synopsys"
export DC_HOME="/home/chenhaoli/eda/synopsys/dc/dc_2009"
export VCS_HOME="/home/chenhaoli/eda/synopsys/vcs/vcs-mx_2009"
export SIMIF_HOME="/home/chenhaoli/eda/synopsys/simif/simif_2009"
export PT_HOME="/home/chenhaoli/eda/synopsys/pt/pt_2009"

#SNPSLMD_LICENSE_FILE
export SNPSLMD_LICENSE_FILE=27000@localhost

#Alias
alias dc="dc_shell"
alias dv="design_vision"
alias vcs="vcs"
alias simif="simif"
alias pt="primetime"
```

Annotations on the right side of the image point to specific lines in the code:


- `lmgrd`执行文件路径 (points to the `lmgrd` alias line)
- license路径 (points to the `synopsys.dat` file path in the `lml2` alias)
- dc执行文件路径 (points to the `DC_HOME` path)
- vcs执行文件路径 (points to the `VCS_HOME` path)
- simif执行文件路径 (points to the `SIMIF_HOME` path)
- pt执行文件路径 (points to the `PT_HOME` path)
- synopsys路径 (points to the `SYNOPSYS` path)
- dc安装路径 (points to the `DC_HOME` path)
- vcs安装路径 (points to the `VCS_HOME` path)
- simif安装路径 (points to the `SIMIF_HOME` path)
- pt安装路径 (points to the `PT_HOME` path)
- 主机名 (points to the `localhost` in the `SNPSLMD_LICENSE_FILE` line)

2.8 □□ dc

2.8.1 □□ dc

□□□□□□□□lmi2

□□□□□□□□dc



```

Applications Places System chenhaoli Sun May 15, 11:24 PM
chenhaoli@localhost:~
File Edit View Terminal Tabs Help
[chenhaoli@localhost ~]$ lmi2
[chenhaoli@localhost ~]$ dc

    DC Professional (TM)
    DC Expert (TM)
    DC Ultra (TM)
    FloorPlan Manager (TM)
    HDL Compiler (TM)
    VHDL Compiler (TM)
    Library Compiler (TM)
    DesignWare Developer (TM)
    DFT Compiler (TM)
    BSD Compiler
    Power Compiler (TM)

Version C-2009.06-SP5 for linux -- Jan 15, 2010
Copyright (c) 1988-2009 by Synopsys, Inc.
ALL RIGHTS RESERVED

This software and the associated documentation are confidential and
proprietary to Synopsys, Inc. Your use or disclosure of this software
is subject to the terms and conditions of a written license agreement
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use
all of the listed products. You are licensed to use only those products
for which you have lawfully obtained a valid license key.

Initializing...

chenhaoli@localhost:~
Applications Places System chenhaoli Sun May 15, 11:25 PM
chenhaoli@localhost:~
File Edit View Terminal Tabs Help
[chenhaoli@localhost ~]$ dc

    DC Professional (TM)
    DC Expert (TM)
    DC Ultra (TM)
    FloorPlan Manager (TM)
    HDL Compiler (TM)
    VHDL Compiler (TM)
    Library Compiler (TM)
    DesignWare Developer (TM)
    DFT Compiler (TM)
    BSD Compiler
    Power Compiler (TM)

Version C-2009.06-SP5 for linux -- Jan 15, 2010
Copyright (c) 1988-2009 by Synopsys, Inc.
ALL RIGHTS RESERVED

This software and the associated documentation are confidential and
proprietary to Synopsys, Inc. Your use or disclosure of this software
is subject to the terms and conditions of a written license agreement
between you, or your company, and Synopsys, Inc.


The above trademark notice does not imply that you are licensed to use
all of the listed products. You are licensed to use only those products
for which you have lawfully obtained a valid license key.

Initializing...
dc_shell>
Click to switch to "Workspace 2"
  
```

KO

2.8.2 □□ dv


□□□□□□□□lmi2



2.8.3 ☐ ☐ vcs

☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ lml2

☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ vcs ... ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ vcs ☐




```
chenhaoli@localhost:~  
File Edit View Terminal Tabs Help  
bash: setenv: command not found  
[chenhaoli@localhost ~]$ lml2  
[chenhaoli@localhost ~]$ vcs  
VCS MX compilation command help:  
  (1) Unified use model for all design topologies :  
      vcs [libname.]<Top Module_Or_Entity_Or_Config> [compile opts]  
  
  (2) Two step use model for pure verilog design only :  
      vcs <source_files> [compile opts]  
  
where frequently used [compile opts] are,  
  [-debug][-debug_all][-o <log_file_name>][+rad][-cm][-sdf][-P <pli tab>]  
  
For more information,  
  About the use model (1), Please refer chapter [4] in VCS MX User Guide or  
  About the use model (2), Please refer chapter [3] in VCS User Guide or  
  Type vcs -help  
[chenhaoli@localhost ~]$
```


2.8.4 ☐ ☐ simif

☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ lml2

☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ simif



```
chenhaoli@localhost:~  
File Edit View Terminal Tabs Help  
bash: setenv: command not found  
[chenhaoli@localhost ~]$ lml2  
[chenhaoli@localhost ~]$ simif  
█
```



KO

2.8.5 □□ pt

□□□□□□□Imli2

□□□□□□□□pt

