



TECHNOLOGY ROADMAP of DRAM for Three Major manufacturers: Samsung, SK-Hynix and Micron

Oct 2014

Introduction

The ITRS roadmap calls for continued scaling of DRAMS from the present 2X nm node down to sub-20 nm in next few years. Hynix, among others have brought 21 nm DRAM into production. This continued scaling requires high-k dielectrics for the DRAM cell capacitor and materials like HfO_2 , ZrO_2 and AlO_2 are being used now, with perovskite-based dielectrics (i.e. SrTiO_3) being considered for future applications.


Reorganizing the DRAM cell layout from $6F^2$ to a $4F^2$ layout is an option for scaling, though likely difficult to achieve. $4F^2$ scaling may possible to implement for sub-20 nm nodes by using a capacitorless 1T DRAM cell architecture.

The *memory wall* has been a topic for some time due to limited I/O bandwidth and power consumption constraints.

3D stacking of DRAM dies on a processor core and connected by TSV's can yield massive inter-die bandwidths and dramatic reductions in access latency.

3D integration is in the works as stand-alone DRAM packages with Samsung and Micron disclosing details of their hybrid memory cubes (HMC), while Hynix's is offering high bandwidth memory (HBM) modules. We think these stand-alone DRAMs may be a precursor to full integration of stacked DRAM on processor cores.


ITRS Tech. Roadmap



Source: ITRS


Content for re-use only with TechInsights permission.

Major Players



DRAM Production Capacity

Figure 20. Contracting DRAM Capacity Trend



26 September 2013 | 36 pages

Global Memory Sector





Supply Discipline: Paradigm Shift to Lead to Multi-Year Growth

Content for re-use only with TechInsights permission.

DRAM Technology

As of Today: Samsung



Tech. Node	Die Floor Plan	Cell Architecture	Key Technology
<p>3X (31 nm)</p>			<ul style="list-style-type: none"> 59nm/93nm/93nm (STI/WL/BL Pitch) 2Gb/Die (DDR3) 36 mm²/Die Area 0.0086 μm²/cell (6F²) TiN Buried WL Single W BL Single SiN MESH ZAZ HK Dielectrics
<p>2X (26 nm)</p>			<ul style="list-style-type: none"> 52nm/66nm/76nm (STI/WL/BL Pitch) 4Gb/Die (LPDDR3) 40 mm²/Die Area 0.005 μm²/cell (6F²) W/TiN Buried WL Double W BL Double SiN MESH ZAZ HK Dielectrics

DRAM Technology

□ As of Today: Micron/Nanya







Tech. Node	Die Floor Plan	Cell Architecture	Key Technology
3X (35 nm)			<ul style="list-style-type: none"> 79nm/70nm/87nm (STI/WL/BL Pitch) 2Gb/Die (LPDDR2) 72 mm²/Die Area 0.0086 μm²/cell(6F²) W/TiN Buried WL Single W BL Single SiN MESH ZAZ HK Dielectrics
3X (31 nm)			<ul style="list-style-type: none"> 80nm/62nm/90nm (STI/WL/BL Pitch) 512Mb/Die (DDR3) 68 mm²/Die Area 0.0084 μm²/cell(6F²) W/TiN Buried WL Double W BL Double SiN MESH ZAZ HK Dielectrics

DRAM Technology

□ As of Today: SK-Hynix



Tech. Node	Die Floor Plan	Cell Architecture	Key Technology
<p>3X (31 nm)</p>			<ul style="list-style-type: none"> 62nm/88nm/100nm (STI/WL/BL Pitch) 2Gb/Die (DDR3) 35 mm²/Die Area 0.0093 μm²/cell(6F²) W/TiN Buried WL Double W BL Single SiN MESH ZAZ HK Dielectrics
Tech. Node	Die Floor Plan	Tech. Node	Die Floor Plan
<p>2X (26 nm)</p>		<p>2Y (21 nm)</p>	

Key DRAM Technologies

□ As of Today: Key Technologies

1 Fin-type 3D Channel Engineering




- ✓ Channel & S/D IIP, Raised Si(Ge) S/D
- ✓ Low damage process
- ✓ Bulk-Fin → PD Fin → FD Fin

2 RCAT 3D Buried WL Integration

- ✓ Uniform Recess Channel
- ✓ Low damage (recess surface)
- ✓ Uniform gate oxide thickness/quality
- ✓ Buried WL materials (Metal gate)

3 High-K Dielectric Cap. & MESH

- ✓ Quantum Engineering (Multi-layer HKD)
- ✓ Ultra-thin layer depo./annealing tools
- ✓ Cell cap. 20~30fF/cell, Stable MESH



Content for re-use only with TechInsights permission.

DRAM Technology


□ Further Scaling Down: 1X, 1Y or 0X nm?

1 Fin-type 3D Channel Engineering ?


2 RCAT 3D Buried WL Integration ?

3 High-K Dielectric Cap. & MESH ?


@1T/1C, 6F²



<Fin Structure>



<RCAT Structure>




<HK Dielectrics/Capacitor>

DRAM Technology

Further Scaling Down: 1X, 1Y or 0X nm?



4 Any Other Candidates ?




DRAM Technology

□ Near Future DRAM Technology: Scalability


✓ 1T/1C DRAM with FinFET



BJT-Type on SOI



FED-Type on SOI




BJT-Type (Vertical)




T. Imamoto, JJAP 2014

DRAM Technology


□ DRAM Technology Roadmap



DRAM Technology Roadmaps (by manufacturer)

Manufacturer	2014	2015	2016
ITRS DRAM Roadmap (2013 Ver.)	26 nm	24 nm	22 nm
	20 nm 4GB DDR3	1X nm	1X nm
	2X nm Sampling 2 GB HMC	1X nm	1Y nm
	21 nm LPDDR3	1X 20 nm DDR4	1Y nm

Micron Memory Roadmap




- Increased focus on DRAM technology position enabled following Elpida acquisition
- Maintain strong planar NAND position with 16nm volume ramp in 2014
- Market enablement with vertical NAND in 2014, ramp in 2015
- Enable disruptive new memory technology and position for ramp in 2015
- Core technology leadership well positioned to enable Micron's diverse product portfolio

Source: <http://www.enterisetech.com/2014/02/20/micron-pushes-memory-roadmap-several-routes/>


Future DRAM Technologies

Hybrid Memory Cube

High Bandwidth Memory



SK Hynix HBM



Micron HMC


Source: http://www.memcon.com/pdfs/proceedings2013/keynotes/New_Directions_in_Memory_Architecture.pdf

Source: <http://www.enterprisetech.com/2014/02/20/micron-pushes-memory-roadmap-several-routes/>
http://www.hotchips.org/wp-content/uploads/hc_archives/hc23/HC23.18.3-memory-FPGA/HC23.18.320-HybridCube-Pawlowski-Micron.pdf

Micron Hybrid Memory Cube

At the high-performance end of the memory market, Micron is poised to deliver on its Hybrid Memory Cube (HMC) promise, with initial interest coming from the supercomputing and networking communities; high frequency traders are also probably interested, but generally don't talk about their plans.

The company has 2 GB and 4 GB options currently shipping as engineering samples and multiple partner demo platforms are up and running.



Source: <http://www.enterprisetech.com/2014/02/20/micron-pushes-memory-roadmap-several-routes/>
http://www.hotchips.org/wp-content/uploads/hc_archives/hc23/HC23.18.3-memory-FPGA/HC23.18.320-HybridCube-Pawlowski-Micron.pdf

SK-Hynix High Bandwidth Memory (HBM)

SK-Hynix said today that it has developed a next generation HBM, or high bandwidth memory DRAM chips using a 3D TSV, or through silicon via chip packaging technology.


High Performance for the next generation!

Achieve 65% improvement on system performance with HBM





Low power!

HBM saves over 40% power consumption compared to GDDR5



High density!

High bandwidth & Density solutions by HBM




Source: <http://itersnews.com/?p=62940>
https://www.skhynix.com/gl/products/graphics/graphics_info.jsp

SK-Hynix High Bandwidth Memory (HBM)

Increased demand for high bandwidth DRAM is driving the development of TSV technology.

Hynix's HBM comprises 4-hi core DRAM and a base logic die at the bottom.



ITEM	TARGET
Burst Length	2, 4
Stack Density	1GByte per stack (2Gbit per slice)
Channel / Slice	2
Banks / Channel	8
IO / Channel	128
Prefetch / Channel	32B (128x2bit)
Channels / Stack	8
Total TSV Data IO Width	1024
Clock Speed	500MHz
Peak Read BW / Stack	128 GB/s
Page Size	2KB
Data Parity	1 bit / 32 bit
DRAM Core Voltage	1.2V
Logic Buffer IO Voltage	1.2V

Source: <http://www.i-micronews.com/news/SK-Hynix-readying-3D-stacked-memory-commercialization-closer,10000.html>

"A 1.2V 8GB 8-channel 128GB/s High Bandwidth Memory (HBM) Stacked DRAM with Effective Microbump I/O Test Methods Using 29nm Process and TSV" Dong Uk Lee et al. ISSC 2014 pp 432-434

LPDDR4 and WIO2 Overview

	LPDDR3 & LPDDR3E	LPDDR4	Wide IO2
Die Organization	<p>1ch X 8 banks X 32 IO</p> <p>6.4GByte/s BW 1600Mbps I/O</p>	<p>2ch X 8banks X16 IO</p> <p>6.4GByte/s BW 3200Mbps I/O 6.4GByte/s BW 3200Mbps I/O</p>	<p>4ch X 8banks X 64 IO</p> <p>6.4GByte/s BW 800Mbps I/O 6.4GByte/s BW 800Mbps I/O 6.4GByte/s BW 800Mbps I/O 6.4GByte/s BW 800Mbps I/O</p>
Channel #	1	2	4 & 8
Bank #	8	8 per channel (16 per die)	32 per die
Density	4Gb – 32Gb	4Gb – 32Gb	8Gb – 32Gb
Page Size	4KByte	2KByte	4KByte (4ch die), 2KB (8ch die)
Max BW per die	6.4GB/s, 8.5GB/s (overclocking)	12.8GB/s, 17GB/s (overclocking)	25.6GB/s & 51.2GB/s 34GB/s & 68GB/s(overclocking)
Max IO Speed	2133Mbps	4266Mbps	1066Mbps
Signal Pin #	62 per die	66 per die	~430 per die (4ch die), ~850 per die(8ch die)
Package	POP, MCP	POP, MCP	KGD,

Summary

DRAM

- ✓ 1T/1C DRAM until y2018 (12 nm, Fin & UTB-SOI)
- ✓ 1T DRAM or vertical DRAM until y2022 with sub-0.8V

Contact TechInsights for more information:

<http://www.techinsights.com/company/contact-us/>

1-613-599-6500