

## Lab 1 Case study: RTL design


1. Change directory to lab 1

```
Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_1
```


2. Let us review design first.

```
Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_1/design
```

3. There is a core module as shown, our goals is to



- A. Package core module to a CHIP
- B. Use ADPLL IP to provide core clock
  - i. Reference clock input: 100 MHz
  - ii. ADPLL clock output: 1600 MHz
  - iii. Core clock: 100 MHz



#### 4. ADPLL SPEED\_SELECT[9:0] pin configuration

Reference clock: 100 MHz

ADPLL clock: 1600 MHz

If SPEED\_SELECT[9] == 1'b0

Then  $1600 = 100 * (4 * \text{SPEED\_SELECT}[8:0] + 4)$

Get SPEED\_SELECT[8:0] = 9'd3

If SPEED\_SELECT[9] == 1'b1

Then  $1600 = 100 * (4 * \text{SPEED\_SELECT}[8:0] + 2)$

Can't get the result

Now, we can configure ADPLL IP as shown:

File name	CORE.v
Line	20

```
20 ADPLL_TSMC90_TinnoTek #(0) u_T90_ADPLL (<.REF_CLK(CLK), .RESET(ADPLL_RESET), .MODE(1'b1), .SCJ_ENABLE(1'b0), .FRACTION_ENABLE(1'b0), .SPEED_SELECT(10'b0000000011),<br>21 .FRACTION_SPEED_SELECT(4'b0), .FB_DCO_CLK(), .DCO_CLK(ADPLL_CLK), .CALIBRATION_FINISH(),<br>22 .ADPLL_LOCK(ADPLL_LOCK), .LEAD_LAG(), .DCO_BETA_CODE(), .DCO_GAMMA_CODE() );
```

5. Core clock is 100MHz, but ADPLL clock output is 1600MHz, therefore, we need frequency divider.

Because 1600MHz clock frequency too high, so we partition frequency divider into two parts.


- A. First, use binary counter for high speed frequency divider.

File name | div2\_clk.v

```

1 module div2_clk (clk, reset, div2);
2 input clk, reset;
3 output div2;
4
5 reg div2;
6
7 always @(posedge clk or negedge reset)
8     if (!reset)
9         div2 <= 0;
10    else
11        div2 <= ~div2;
12
13 endmodule

```




## B. Second, use Jonson counter

File name	div8_clk.v
-----------	------------

```

1 module div8_clk (clk ,reset, div8);
2 input clk, reset;
3 output div8;
4
5 reg dff1, dff2, dff3, div8;
6
7 always @ (posedge clk or negedge reset)
8     if (!reset) begin
9         dff1 <= 1'b0;
10        dff2 <= 1'b0;
11        dff3 <= 1'b0;
12        div8 <= 1'b0;
13    end
14    else begin
15        dff1 <= ~div8;
16        dff2 <= dff1;
17        dff3 <= dff2;
18        div8 <= dff3;
19    end
20
21 endmodule

```




## C. Finally, we can get a divide-by-16 frequency divider.

File name	CORE.v
Line number	24 and 25

```

24 div2_clk u_div2 (.clk(APPLL_CLK), .reset(APPLL_RESET), .div2(clk_div2));
25 div8_clk u_div8 (.clk(clk_div2), .reset(APPLL_RESET), .div8(clk_div16));
26

```




6. To prevent reset problems, we need reset synchronizer.

File name	sync_reset.v
-----------	--------------

```

1 module sync_reset (clk, reset_in, reset_out);
2 input clk, reset_in;
3 output reset_out;
4
5 reg dff1, dff2, reset_out;
6
7 always @ (posedge clk or negedge reset_in)
8     if (!reset_in) begin
9         dff1 <= 0;
10        dff2 <= 0;
11        reset_out <= 0;
12    end
13    else begin
14        dff1 <= 1'b1;
15        dff2 <= dff1;
16        reset_out <= dff2;
17    end
18
19 endmodule

```




Because the core function MUST wait the ADPLL ADPLL\_LOCK pin active high, we need an AND gate for core reset function.

File name	CORE.v
Line number	27 and 28

```

27 assign core_reset = ADPLL_LOCK & RESET_;
28 sync_reset u_sync_core_reset (.clk(clk_div16), .reset_in(core_reset), .reset_out(sync_core_reset));

```



**[Think about it]**

Why frequency divider's reset pin use “ADPLL\_reset” instead of “sync\_core\_reset”?


7. Some of input/output ports are crossing two clock domains, so we need data synchronizers.

Port direction	Port name	SRC. Clock	DEST. Clock	Line number
Input	X	CLK	clk_div16	30
Input	HALT	CLK	clk_div16	32
Input	DoDCT	CLK	clk_div16	33
Input	Mode	CLK	clk_div16	34
Output	Z	clk_div16	CLK	40

```

30 cross_sync_data u_cross_sync_X (.clka(CLK), .clk(.clk_div16), .data_in(X), .data_out(sync_X));
31
32 cross_sync_bit u_cross_sync_HALT (.clka(CLK), .clk(.clk_div16), .bit_in(HALT), .bit_out(sync_HALT));
33 cross_sync_bit u_cross_sync_DoDCT (.clka(CLK), .clk(.clk_div16), .bit_in(DoDCT), .bit_out(sync_DoDCT));
34 cross_sync_bit u_cross_sync_Mode (.clka(CLK), .clk(.clk_div16), .bit_in_Mode), .bit_out(sync_Mode));
35
36 DCT u_DCT (.CLK(clk_div16), .HALT(sync_HALT), .RESET_(sync_core_reset), .DoDCT(sync_DoDCT), .X(sync_X), .Z(nonsync_Z), .Mode(sync_Mode));
37
38 sync_bit u_sync_ADPLL_LOCK (.clk(clk_div16), .bit_in(ADPLL_LOCK), .bit_out(sync_ADPLL_LOCK));
39
40 cross_sync_data u_cross_sync_Z (.clka(clk_div16), .clk(.clk), .data_in(nonsync_Z), .data_out(Z));

```




## Multi/single bit data synchronizer

File name	cross_sync_bit.v
	cross_sync_data.v

```

1 module cross_sync_data (clka, clkb, data_in, data_out);
2
3 parameter inputsize = 12;
4
5 input clka, clkb;
6 input [inputsize-1 : 0] data_in;
7
8 output [inputsize-1 : 0] data_out;
9
10 reg [inputsize-1 : 0] dffa, dffb1, dffb2, data_out;
11
12 always @ (posedge clka)
13     dffa <= data_in;
14
15 always @ (posedge clkb) begin
16     dffb1 <= dffa;
17     dffb2 <= dffb1;
18     data_out <= dffb2;
19 end
20
21 endmodule

```




## [Think about it]

Why output signal “ADPLL\_LOCK” only sync with “div16\_clk” clock?

8. Finally, put all designs together.

File name CORE.v



9. And then running RTL simulation.

Unix% cd ~/ADPLL\_LAB\_2012\_Winter/LAB/Lab\_1/sim\_rtl

Unix% ncverilog -f vlog.f

```
ncsim> run
Time scale of (test.CHIP.u_CORE.u_T90_ADPLL) is 1ps / 1fs
tb: ADPLL_RESET == 1'b1 !
[CIC ADPLL] Notice!    PLL RESET.
[CIC ADPLL] Notice!    Lock.
[CIC ADPLL] Notice!    Random mode set to      0.
[CIC ADPLL] Notice!    Use ideal output clock.
[CIC ADPLL] Notice!    Start gen. DCO_CLK.
SPEED_SELECT[9]: 0, SPEED_SELECT[8:0]:  3
REF_CLK:          10000000, DCO_CLK:           625000
Mul_Factor:       16, Scale:            1000
tb: Get sync_ADPLL_LOCK == 1'b1 !
tb: RESET_ == 1'b1 !
tb: block      0
tb: block      1
tb: block      2
Simulation complete via $finish(1) at time 2602 NS + 0
./CHIP_sim.v:77      $finish;
ncsim> exit
```


## Lab 2 Case study: CDC CHECK

1. Change directory to lab 2


```
Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_2
```

2. Open the SpyGlass in interactive mode

```
Unix% spyglass
```



### 3. Reading design list



### 4. Set read options


Un-check "Show Common Option Only"



## Setting common options

Language Mode	<b>verilog</b>
Top Level Design Unit	<b>CHIP</b>
Others	Default

Option Name	Value
<b>Common Options</b>	
- Language Mode	<b>verilog</b>
- Top Level Design Unit	<b>CHIP</b>
- Stop Design Unit(s)	
- Interpret Pragma(s)	
- Enter Macros for Analysis	
- Set HDL Parameter(s) Value	
- Searches the specified paths for include files	/usr/cad/synopsys/synthesis/cu...
- Specify the library files in the source design	../design/DCT.v ..//design/DRU....
- Specify the library directories containing libraries	/usr/cad/synopsys/synthesis/cu...
- Specify library file extensions	.v
- Enable System Verilog Processing	No
- Enable auto-compilation of gateslib into sglib	No
- Allow Duplicate Module Names in Verilog Designs	No
- Disable Verilog 2k Processing	No
- Other Command Line Option(s)	-clean
- Options from Configuration File(s)	-report 'moresimple' -inferbl...




## Setting advanced options


Enable Handle Memories	Yes
Enable Analysis of Instantiated DesignWare Components	Yes
Others	Default

Option Name	Value
<b>Advanced Options</b>	
- Enable Save Restore Flow	Yes
- Enable Save Restore for BuiltIn Rules	Yes
- Dump BuiltIn Rules in Precompile Flow	Yes
- Ignore SpyGlass BuiltIn Rules	No
- Directory Path Containing Ignore BuiltIn Files	/User/cad/trenta/SpyGlass/Spy...
- Design Read Synthesis Flavor	base
- Enable Incremental Mode for All Goals	No
<b>Logical Working Directory</b>	
- Stop Directory(s)	
<b>Upper Threshold for Compiling Memories</b>	
- <b>Enable Handle Memories</b>	Yes
- Enable HDL Encryption	No
- Disable Encrypted HDL Checks	No
- <b>Enable Analysis of Instantiated DesignWare Components</b>	Yes
- Hierarchical SGDC Modes	None
- Maximum Messages Per Rule	
<b>Cache Directory</b>	
- Exit on Detecting Blackboxes in the Design	No
- Enable RTL Checking of pre-compiled HDL Libraries	No
- Check IP	
- Check DU	
- Enable SDC-to-SGDC translation	No
- Specify the mode of the SDC file to be translated to SGDC	
- Specify the file to save output of SDC-to-SGDC translation	
- Enable Translation of IO Delay	No
- Extract Domain Info	No
- Specify the manner in which virtual-to-real clock mapping to be done	No
- Specify parameter to give the list of suffix strings	
- Reports Max Count Size	

5. Run Design Read and save project “case.prj”



6. Check “Msg Tree”, make sure everything is fine.




7. Switch to “Goal Setup & Run”



8. Select goals


Initial_rtl	clock_reset_integrity	clock_reset_integrity
Initial_rtl	cdc_verif	cdc_verif_base
Initial_rtl	cdc_verif	cdc_verif



9. Highlight the goal “clock\_reset\_integrity” by right-click and then perform “Setup Goal”



10. Switch function tab to “Setup Goal” and run “Run Setup Wizard”



11. Click “Next” to perform “Setup Preference”.

12. Click “No” to skip advanced setup.

Do you want to perform advanced setup? **No**

13. Let Spyglass identify everything.

Do you have any SGDC files?	No
Do you want to import constraints from SDC files	No
Identify potential clocks used in the design?	<b>Yes</b>

14. Click “Next” to perform “Resolve Blackboxes”

View: Blackbox View			
Set sort order  Clear Filters  Configure Columns <input checked="" type="checkbox"/> View waived Blackboxes Total Blackboxes: 2 Waived Blackboxes: 0			
S. No.	Module	Type	Cause   Remedy
1	ADPLL_TSMC90_1	Unsynthesized	UnsynthesizedDU: Design Unit 'ADPLL_TSMC90_1' Fix Synthesis errors
2	RF2SH64x16	Unsynthesized	UnsynthesizedDU: Design Unit 'RF2SH64x16' (elab) Fix Synthesis errors

15. Click “Next” and show clock trees.

Show clock trees and finalize clock definition interactively? **Yes**

The screenshot shows two tables side-by-side. The top table is titled "Clock Sources" and lists two entries: "CHIP\_CLK" and "CHIP.u\_CORE.ADPLL\_CLK". The bottom table is titled "Clock Cones" and lists several entries related to clock distribution across different domains.

Clock	Domain	Period	Edge	Clock Type	Clock Cones	Mux Select
<input checked="" type="checkbox"/> CHIP_CLK	CHIP.CLK	?	?	Primary	1	0
<input checked="" type="checkbox"/> CHIP.u_CORE.ADPLL_CLK	CHIP.u_CORE.ADPLL_CLK	?	?	Black-Box	6	0

Clock Cone	Instance Count	Source clocks	Mux S
CHIP.u_CORE.u_DCT.tposemem.Bisted_RF2SH64x16.BistCtrl.i0.S43.rtlc_N0	F:6	1	0
CHIP.u_CORE.u_DCT.tposemem.Bisted_RF2SH64x16.BistCtrl.i0.ST_MAL.i0.rtlc_N4	F:2	1	0
CHIP.u_CORE.u_DCT.tposemem.Bisted_RF2SH64x16.BistCtrl.i0.S44.rtlc_N4	F:7	1	0
CHIP.u_CORE.ADPLL_CLK	F:1	1	0
CHIP.u_CORE.clk_div2	F:4	1	0
CHIP.u_CORE.clk_div16	F:1779,B:2	1	0
CHIP.i_CLK	F:51,B:1	1	0

16. Click “Next” to verify clock setup.

Verify clock setup? **Yes**

The screenshot shows a "Msg Tree" window with a tree structure. The root node is "Message Tree (Total: 25, Waived: 24)". It has a child node "Goal = <NoTemplate>:[1]" which further has a child node "INFO:[1]". Under "INFO:[1]", there is a message: "DetectTopDesignUnits [1] :Identify the top-level design units in user design."

17. Click “Next” to setup reset signals

Edit and complete reset constraints? **Yes**

```
current_design "CHIP"
##ASYNCHRONOUS RESETS##
#DEFINITE RESETS:
reset -name "CHIP.ADPLL_RESET" -value 0
#PROBABLE RESETS:
reset -name "CHIP.u_CORE.ADPLL_LOCK" -value 0
reset -name "CHIP.RESET_" -value 0
##SYNCHRONOUS RESETS##
#DEFINITE RESETS:
reset -sync -name "CHIP.Mode" -value 0
```



Because the signal “CHIP.Mode” and “CHIP.u\_CORE.ADPLL\_LOCK” act like reset behavior, Spyglass identifies them. In this case, we can't need these two signals, so we comment them by “#”.

```
current_design "CHIP"
##ASYNCHRONOUS RESETS##
#DEFINITE RESETS:
reset -name "CHIP.ADPLL_RESET" -value 0
#PROBABLE RESETS:
#reset -name "CHIP.u_CORE.ADPLL_LOCK" -value 0
reset -name "CHIP.RESET_" -value 0
##SYNCHRONOUS RESETS##
#DEFINITE RESETS:
#reset -sync -name "CHIP.Mode" -value 0
```


Click “Next” to save file.



18. Because all of ADPLL data input/output can treat as false paths, except ADPLL\_LOCK signal. But this “ADPLL\_LOCK” is asynchronous signal, so we can skip “Set up Black Boxes in the Data Path” by clicking “Next”.



Also, we can skip “signal\_in\_domain” SGDC setting by clicking “Next”.



19. Click “Yes” to edit IO domains.

Edit and complete IO Domains **Yes**


Use “Copy all” to setting input/output “Actual Clock”

Input	HALT	CHIP.CLK	CHIP.CLK
Input	DoDCT	CHIP.CLK	CHIP.CLK
Input	X[0:11]	CHIP.CLK	CHIP.CLK
Input	Others	NA	NA
Output	Z[0:11]	CHIP.CLK	CHIP.CLK
Output	Sync_ADPLL_LOCK	CHIP.u_CORE.ADPLL_CLK	CHIP.u_CORE_ADPLL_CLK
Output	Others	NA	NA




## 20. Save SGDC file

Copy content in toplevel SGDC file instead of including file link	Check
Others	Default



21. Click “Next” to perform “Check issues with Setup for Formal Verification”


Check setup now?  Yes




### [Think about it]

Why we can ignore all the errors?


22. Click “Next” and finish setup.



## 23. Switch function tab back to “Select Goal”




## 24. Right-click “Run Selected Goal(s)” to run goals sequentially.





## 25. Switch to “Analyze Results” section




26. Switch goal to “initial\_rtl/clock\_reset\_intergrity/clock\_reset\_integrity” and then check warnings and errors



27. Switch goal to “initial\_rtl/cdc\_verif/cdc\_verif\_base” and then check warnings and errors



28. Switch goal to “initial\_rtl/cdc\_verif/cdc\_verif” and then check warnings and errors



### [Think about it]

Can we waive these errors? If not, how to fix errors?



## Lab 3 Case study: Synthesis

1. Change directory to lab 3

```
Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_3
```

2. Setting SDC variables

File name	CHIP_dc.tcl
Line number	3~29

```

3 set name_CLK CLK
4 set name_ADPLL_CLK ADPLL_CLK
5
6 set period_CLK 10
7 set period_ADPLL_CLK 0.625
8
9 set transition_CLK 0.1
10 set transition_ADPLL_CLK 0.00625
11
12 set uncertainty_CLK 1
13 set uncertainty_ADPLL_CLK 0.0625
14 set uncertainty_CLK_ADPLL_CLK 0.0625
15 set uncertainty_ADPLL_CLK_CLK 0.0625
16
17 #IO delay: 2.5
18 #Phase shfit: 0
19 #Jitter: 0.625 * 0.1 = 0.0625
20 #Duty: 0.625 * 0.02 = 0.0125
21 set latency_CLK 0
22 #IO delay + Phase shift + 0
23 set latency_ADPLL_CLK_rise_early 2.5
24 #IO delay + Phase shift + Jitter
25 set latency_ADPLL_CLK_rise_late 2.5625
26 #IO delay + Phase shift + 0
27 set latency_ADPLL_CLK_fall_early 2.5
28 #IO delay + Phase shift + Duty
29 set latency_ADPLL_CLK_fall_late 2.5125

```

3. Setting master clocks

File name	CHIP_dc.tcl
Line number	34 and 35

```

34 create_clock -period $period_CLK -name $name_CLK [get_ports CLK]
35 create_clock -period $period_ADPLL_CLK -name $name_ADPLL_CLK [get_pins u_CORE/u_T90_ADPLL/DCO_CLK]

```

#### 4. Setting divide clocks

File name	CHIP_dc.tcl
Line number	38 and 40

```
37 #div2_clk.v
38 create_generated_clock -name ADPLL_CLK_DIV2 -divide_by 2 -source [get_pins u_CORE/u_T90_ADPLL/DCO_CLK] [get_pins u_CORE/u_div2/div2]
39 #div8_clk.v
40 create_generated_clock -name ADPLL_CLK_DIV8 -edges {3 11 19} -edge_shift {3.75 3.75 3.75} -source [get_pins u_CORE/u_div2/div2] [get_pins u_CORE/u_div8/div8]
```

**[Think about it]**

Why “ADPLL\_CLK\_DIV8” use “edges” and “edge\_shift”?

#### 5. Setting clock uncertainty

File name	CHIP_dc.tcl
Line number	49 ~ 52

```
49 set_clock_uncertainty $uncertainty_CLK [get_clocks $name_CLK]
50 set_clock_uncertainty $uncertainty_ADPLL_CLK [get_clocks $name_ADPLL_CLK]
51 set_clock_uncertainty $uncertainty_CLK_ADPLL_CLK -from [get_clocks $name_CLK] -to [get_clocks $name_ADPLL_CLK]
52 set_clock_uncertainty $uncertainty_ADPLL_CLK_CLK -from [get_clocks $name_ADPLL_CLK] -to [get_clocks $name_CLK]
```

**[Think about it]**

What is “set\_clock\_uncertainty –from clka –to clkb” means?

#### 6. Setting clock latency

File name	CHIP_dc.tcl
Line number	54 ~ 58

```
54 set_clock_latency $latency_CLK [get_clocks $name_CLK]
55 set_clock_latency $latency_ADPLL_CLK_rise_early -rise -early [get_clocks $name_ADPLL_CLK]
56 set_clock_latency $latency_ADPLL_CLK_rise_late -rise -late [get_clocks $name_ADPLL_CLK]
57 set_clock_latency $latency_ADPLL_CLK_fall_early -fall -early [get_clocks $name_ADPLL_CLK]
58 set_clock_latency $latency_ADPLL_CLK_fall_late -fall -late [get_clocks $name_ADPLL_CLK]
```

**[Think about it]**

Why we need “rise/fall” and “early/late” options?

#### 7. Setting false path

File name	CHIP_dc.tcl
Line number	76

```
76 set_false_path -to [get_ports sync_ADPLL_LOCK]
```

**[Think about it]**

Why we can set “sync\_ADPLL\_LOCK” to false path?

### 8. Setting clock transitions

File name	CHIP_dc.tcl
Line number	80 and 81

```
80 set_clock_transition -max $transition_CLK      [get_clocks $name_CLK]
81 set_clock_transition -max $transition_ADPLL_CLK [get_clocks $name_ADPLL_CLK]
```


### 9. Setting ADPLL IP library

File name	.synopsys_dc_setup
Line number	7, 10, 11 and 21

```
7 set search_path ". . . /designB/syn/adpll_lib $search_path"
8 set search_path ". . . /designB/syn/memory/lib $search_path"
9
10 set target_library "slow.db slow_hvt.db tpzn90gv3wc.db ADPLL_TSMC90_TinnoTek_WC.db RF2SH64x16_ss_0.9_125.0_syn.db \
11           fast.db fast_hvt.db tpzn90gv3bc.db ADPLL_TSMC90_TinnoTek_BC.db RF2SH64x16_ff_1.1_.0_syn.db"
12
13 set link_library "* $target_library dw_foundation.sldb"
14
15 set symbol_library "generic.sdb tsmc090.sdb tsmc090hvt.sdb"
16 set synthetic_library "dw_foundation.sldb"
17
18 set_min_lib slow_hvt.db      -min fast_hvt.db
19 set_min_lib slow.db         -min fast.db
20 set_min_lib tpzn90gv3wc.db -min tpzn90gv3bc.db
21 set_min_lib ADPLL_TSMC90_TinnoTek_WC.db -min ADPLL_TSMC90_TinnoTek_BC.db
22 set_min_lib RF2SH64x16_ff_1.1_.0_syn.db -min RF2SH64x16_ss_0.9_125.0_syn.db
```


### 10. Open the design compiler in GUI mode

Unix% dv




## 11. Reading design

File => Read... => chip\_syn.ddc



## 12. And then you can review the design and analysis timing.



13. Close design compiler and open the synthesized Verilog netlist.

File name	chip_syn.v
-----------	------------


Because the post-synthesis simulation use pseudo-random jitter mode, we need to add a parameter in Verilog netlist file.

Line number	7666
-------------	------

```
7666 ADPLL_TSMC90_TinnoTek #(1) u_T90_ADPLL (.SPEED_SELECT({1'b0, 1'b0, 1'b0, 1'b0, 1'b0,
7667   1'b0, 1'b0, 1'b0, 1'b0, 1'b1}), .FRACTION_SPEED_SELECT({1'b0,
7668   1'b0, 1'b0, 1'b0}), .DCO_BETA_CODE({SYNOPSYS_UNCONNECTED_1,
7669   SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4}), .DCO_GAMMA_CODE({SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6,
7670   SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9,
7671   SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11}), .REF_CLK(CLK),
7672   .RESET(ADPLL_RESET), .MODE(1'b1), .SCJ_ENABLE(1'b0), .FRACTION_ENABLE(
7673   1'b0), .DCO_CLK(ADPLL_CLK), .ADPLL_LOCK(ADPLL_LOCK))
```

### [Think about it]

Open the VCD waveform file, can you tell difference between ideal jitter mode and pseudo-random jitter mode?



## Lab 4A Case study: Layout (SOC Encounter)

1. Change directory to lab 4A


```
Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_4A
```

2. Open the SOC Encounter

```
Unix% encounter
```


3. Import Design by loading configure file

Configure file name CHIP.conf




- Because we provides a independent power domain for ADPLL IP, we needs extra configuration.

In the “Design import” window, switch tab to “Advanced”.



At “Power” section, add another power/ground name for ADPLL IP




- Click “OK” to perform design import



## 6. Global net connection.

Floorplan => Connect Global Nets...




Connect global ground net to “VSS”

Pin name	VSS
Scope	Apply All
To Global Net	VSS

Connect ADPLL IP power net to “PLLVDD”

Instance Basename	u_T90_ADPLL
Pin Name(s)	VDD
Scope	Apply All
To Global Net	PLLVDD
Override prior connection	Check




Connect ADPLL IP ground net to “PLLVSS”

Instance Basename	u_T90_ADPLL
Pin Name(s)	VSS
Scope	Apply All
To Global Net	PLLVSS
Override prior connection	Check

Connect ADPLL power pad to “PLLVDD”

Instance Basename	ADPLL_VDD*
Pin Name(s)	AVDD
Scope	Apply All
To Global Net	PLLVDD
Override prior connection	Check




Connect ADPLL power pad to “PLLVSS”

Instance Basename	ADPLL_VSS*
Pin Name(s)	AVSS
Scope	Apply All
To Global Net	PLLVSS
Override prior connection	Check

Apply and check global net

## 7. Floorplan


Floorplan => Specify Floorplan...



### [Notice]

Do NOT use this floorplan configuration for real design!


8. Move ADPLL IP into floorplan as shown below



[Think about it]


Why we move ADPLL IP to the corner?

9. Place other IPs





## 10. Create power ring.

Power => Power Planning => Add Rings...



## Basic power ring configuration

Net(s)	VSS VDD
Top Layer	M7
Top Width	8
Top Spacing	1.5
Bottom Layer	M7
Bottom Width	8
Bottom Spacing	1.5
Left Layer	M6
Left Width	8
Left Spacing	1.5
Right Layer	M6
Right Width	8
Right Spacing	1.5
Offset	Center in channel




## Advanced power ring configuration

Use wire group	Check
Interleaving	Check
Number of bit	2



Click "OK" to create power ring.



### [Think about it]

Why we don't need to create power ring for "PLLVDD/PLLVSS"?


## 11. Connect ADPLL IP to their own power/ground pads

Route => Special Route...




At Basic SRoute configuration tab

Net(s):	PLLVSS PLLVDD
Route	Pad Pins




At Advanced SRoute configuration tab and go to “Pad Pins” section

Number of Connections to Multiple Geometries	All
Others	Default



Click “Apply” to perform SRoute




12. Connect power ring to power/ground pads

At Basic SRoute configuration tab

Net(s):	VDD VSS
Route	Pad Pins

13. There is nothing special after ADPLL IP placement and power planning.



## Lab 4B Case study: Layout (IC Compiler)

1. Change directory to lab 4B


```
Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_4B
```

2. Open the SpyGlass in GUI mode

```
Unix% ic_shell -gui
```


3. Setting library reference

File => Set Technology File...



## Setting library reference


Library name	CHIP
Input reference libraries:	 ..../beta_lib/tpzn90gv3 ..../memory_lib/RF2SH64x16 ..../adpll_lib/ADPLL_TSMC90_TinnoTek ..../designkit_lib/tpbn90gv ..../designkit_lib/tsmc090g ..../designkit_lib/tsmc090gthvt




#### 4. Open design

File => Open Design

Library name	CHIP
Cells	CHIP




#### 5. Move ADPLL IP to corner as shown below, and then fixed placement



## 6. Perform Global PG net connection (VDD/VSS)

Preroute => Derive PG Connection...

Manual connect	Check
Power net	VDD
Ground net	VSS
Power pin	VDD
Ground pin	VSS



## 7. Create another supply net for ADPLL IP

`icc_shell> create_supply_net PLLVDD`



`icc_shell> create_supply_net PLLVSS`

```
icc_shell> create_supply_net PLLVDD
PLLVDD
icc_shell> create_supply_net PLLVSS
PLLVSS
```

8. Perform “PVDD1ANA\_33/PVSS1ANA\_33” PG net connect (PLLVDD/PLLVSS)

Preroute => Derive PG Connection...

Manual connect	Check
Power net	PLLVDD
Ground net	PLLVSS
Power pin	AVDD
Ground pin	AVSS




9. Perform ADPLL IP PG net connect (PLLVDD/PLLVSS)

```
icc_shell> derive_pg_connection -power_net PLLVDD -ground_net PLLVSS \
    -power_pin VDD -ground_pin VSS -cells u_CORE/u_T90_ADPLL -reconnect
```

```
icc shell> derive_pg_connection -power_net PLLVDD -ground_net PLLVSS -power_pin VDD -ground_pin VSS -cells u_CORE/u_T90_ADPLL -reconnect
Information: connected 1 power ports and 1 ground ports
1
icc shell>
```


## 10. Create a block ring for ADPLL IP

Highlighted the ADPLL IP.



Switch tab to “Rectangular” tab

Nets	PLLVDD PLLVSS
Specified macros	u_CORE/u_T90_ADPLL
Left	Check
Left Offset	1
Left Width	5
Left Layer	M4
Right	Check
Right Offset	1
Right Width	5
Right Layer	M4
Top	Check
Top Offset	1
Top Width	5
Top Layer	M5
Bottom	Check
Bottom Offset	1
Bottom Width	5
Bottom Layer	M5
Others	Default



## 11. Connect “PVDD1ANA/PVSS1ANA” pads to ADPLL block ring

Preroute => Preroute Instances...





## Preroute instances configuration

At “Instances” section

Type	Pad
All except specified instances	check

At “Primary routing layer” section



Pin	Check



## 12. Connect ADPLL PG pin to block ring

Preroute => Preroute Instances...

Type	Macro
Specified instance	check



## 13. Place other cells and then finish design.


## Lab 5 (SKIP) Setup for SpyGlass Constraint File

1. Change directory to lab 5

```
Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_5
```



2. Open the SpyGlass in interactive mode

```
Unix% spyglass
```




3. Reading design list

Function tab	Add Design Files
Source list	verilogfilelist.f




4. Switch function tab to “Set Read Options”



## 5. Setting language mode to “verilog”

Language Mode verilog



## 6. Setting top module name

Top level Design Unit processor1




## 7. Switch function tab to “Run Design Read”




## 8. Saving project before read design


File => Save Project As => lab5 => Save



## 9. Reading design




## 10. Goal setup




11. Switch function tab to “Select Goal” and select CDC methodology

Goal => initial\_rtl => cdc\_verif => cdc\_verif\_base




12. Switch function tab to “Setup Goal” and run setup wizard






13. Click “Next” and click “No” to run the basic setup.




#### 14. Let SpyGlass identify everything!

Do you have any SGDC files	No
Do you want to import constraints from SDC files?	No
Identify potential clocks used in the design?	Yes



#### 15. Resolve blackboxes



## 16. Setting clocks

Show clock trees and finalize clock definition interactively?  Yes

**Description**

Clocks presented in the spreadsheet shown below are extracted from SDC/SGDC/design as requested previously. Here, you can analyze clock tree and tune clock definitions.

Make sure you do the following in this stage:

- \* Remove improper clocks, such as clock candidates which are

**Show clock trees and finalize clock definition interactively (will run Spyglass)?**  Yes  Skip

**Clock Sources**

Clock	Domain	Period	Edge	Clock Type	Clock Cone
<input checked="" type="checkbox"/> processor1.clk1	processor1.clk1	?	?	Primary	1
<input checked="" type="checkbox"/> processor1.clk2	processor1.clk2	?	?	Primary	1


**Clock Cones**

Clock Cone	Instance Count	Source clocks	Mux Selects
processor1.clk1	F:178	1	0
processor1.clk2	F:75	1	0


Clocks:2, Cones:2

**Buttons**

17. Click clock “processor1.clk1” first and then click “incremental schematic”, you can see simplified schematic.





18. Click "Next" to generate sgdc file




19. Validate clock constraints


Verify clock setup?  Yes




20. You can see some information at “Message Tree”



21. Select one of messages and click “Incremental Sch” to see simplified schematic.



22. Click “Next” to next setup.



23. Reset setup

Edit and complete reset constraints?  Yes



24. Verify reset is set correctly.

```

New File Edit File: lab1_files/autoresets.sgdc
Save Save As
Print Cut Copy Paste
# Working Directory: /user/DSD/clhuang/TestCase/ADPLL_LAB_2012_Winter/LAB/Lab1
# Report Location : ./lab1/processor1/initial_rtl/cdc_verif/cdc_verif_base/
# SpyGlass Version : 4.5.1.3jp1
# Policy Name : clock-reset(4.5.1)
# Comment : Generated by rule Reset_info01
#####
#
# Purpose:
#   Lists the reset signals as detected by rule Reset_info01
# Format:
#   This file is displayed in standard SDC format. Syntax:
#     current_design <du-name>
#       reset -name <async-reset-name> -value <active-value>
#       reset -sync -name <sync-reset-name> -value <active-value>
#
#####
current_design "processor1"
##ASYNCHRONOUS RESETS##
#DEFINITE RESETS:
reset -name "processor1.rst" -value 0
##SYNCHRONOUS RESETS##
#DEFINITE RESETS:
reset -sync -name "processor1.rst" -value 0

```

## 25. IO port and clock domain relationship setup

Edit and complete IO domains?	<b>Yes</b>
-------------------------------	------------




## 26. Setting actual clock

in2	<b>processor1.clk2</b>
other input	processor1.clk1

Click in2 and then select processor1.clk2




Click "Copy all" to copy all inferred clocks to actual clock




27. Click “Next” move to SGDC file save setting.

Copy content in toplevel SGDC file instead of including file link	<b>Check</b>
Other	Default



28. Click “Close” and save project




## Lab 6 (SKIP) Clock/Reset integrity check

1. Change directory to lab 6

```
Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_6
```


2. Open the SpyGlass in interactive mode

```
Unix% spyglass
```




## 3. Loading project

Project file name Lab6.prj




## 4. Switch function tab to "Select Goal"



5. Select new goal “clock\_reset\_integrity”

Goal list


clock_reset_integrity/clock_reset_integrity	<b>Check</b>
cdc_verif/cdc_verif_base	<b>Check</b>
Others	unccheck




6. Highlight the “clock\_reset\_integrity” goal and switch function tab to “Setup Goal”



7. Run Setup Wizard for setup “clock\_reset\_integrity” goal



8. Click “Next” to next step




9. Perform basic setup

Do you want to perform advance setup? **No**




10. Let SpyGlass identify everything!

Do you have any SGDC files?	<b>Yes</b>
Do you want to import constraints from SDC files?	<b>No</b>
Identify potential clocks used in the design	<b>No</b>




11. Click “Next and check every SGDC file is setting correctly.




12. Clock setup

Show clock tree and finalize clock definition interactively?  Yes



13. Click “Next” and perform verify clock setup.

Verify clock setup?  Yes



14. Click “Next” and skip reset setup

Edit and complete reset constraints?  Skip




15. IO port setup

Edit and complete IO Domains?  Yes

Input	Inferred Clock(s)	Actual Clock
In2	processor1.clk2	<b>processor1.clk2</b>
Others	Default	Copy from inferred clocks column

16. Click “Next” and finish setup.

Copy content in toplevel SGDC file instead of including file link	<input checked="" type="checkbox"/> Check
Others	<input type="checkbox"/> Default




17. Click “Next” and check setup


Check setup now  Yes



## 18. Click “Finish” and finish closure



## 19. Save project



## 20. Analyze goal




## 21. Click “Run goal” to run target goal


Run Goal	Initial_rtl/clock_reset_integrity/clock_reset_integrity
----------	---




## 22. In the “Msg Tree” tab of the message window, group messages by “goal”




## 23. Expand the “clock\_reset\_integrity” goal folder and then expand the “Reset\_check04” rule folder.



24. Double-click the “WARNING” message. The “Help” window tells us the reset signals that are used asynchronously as well as synchronously for different flip-flops.



25. Invoke incremental schematic by pressing hotkey <Shift>+<i> and you will see 2 flip-flop fed by reset signal in different modes.



### [Tips]

If the warning message is being done intentionally in design then it's OK and a waiver should be added for this violation, else, it is recommended to decide on a uniform reset strategy and stick to it.


## Lab 7 (SKIP) Performing metastability checks

1. Change directory to lab 7

```
Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_7
```


2. Open the SpyGlass in interactive mode

```
Unix% spyglass
```



3. Open project


Project file name	Lab7.prj
-------------------	----------





4. Switch run goal to “verif\_base/cdc\_verif\_base”



5. In the message tree view, double-click the ERROR folder.





6. Select the “Ac\_unsync01” message and right-click. In the context window, select the “Open Spreadsheet...” option. And then, you will see the spreadsheet viewer.



**[Tips]**

Click any column will sort that column, for example you may like to sort source or destination in a real design scenario.

7. Since hierarchical signal names are often longer and may not be visible in spreadsheet cell, default the name are LEFT justified, but you can change it.  
View => Configure Column Text Alignment"



8. Let's scroll over to the left of the viewer, in the first column, there is an ID field, click the first entry in this field. Notice that the corresponding message in the message tree view of the CONSOLE as well as the line of code in the RTL view is being high-lighted.

The screenshot shows the ModelSim interface. In the top half, the RTL code editor displays Verilog code for a processor. Line 298, which contains the assignment `inSlow <= in2;`, is highlighted in red. In the bottom half, the message tree viewer shows a tree structure under the "Msg Tree" tab. The root node is "Message Tree (Total: 40, Waived: 0)". It branches into "Goal = <NoTemplate>:[2]" and "Goal = verif\_base|cdc\_verif\_base:[38]". The "verif\_base" node contains an "ERROR:[5]" node, which has a child node "Ac\_unsync01 [Messages: Groups: 2 Total]". This node is expanded to show "Unsynchronized Crossing: destination primary input processor1.in2, clocked by process Sources: 1 (Number of source domains)" and "Unsynchronized Crossing: destination processor1.inFast, clocked by process". On the left side of the interface, there is a sidebar with various options like "Edit File", "Print File", "New Probe", "Multi Probe", "Reports >", "Add Tag", "Delete Tag", "Modify Tag", "Modular Sch", "Incremental Sch", "Spreadsheet", and "Waiver". A vertical toolbar on the right side includes "File", "View", "Show", and a list of items labeled B2, A, ID, 1, 2, 3, 4, 5, 6.


9. You can use spreadsheet viewer to interactively to apply cdc\_false\_path on a crossing

Click the cell to select the particular path

SOURCE Processor1.InFast

ID	SOURCE	SOURCE CLOCK	DEST.	DEST. CLOCK	REASON	ITAL SOURCE
1	processor1.in2	processor1.clk1	processor1.inSlow	processor1.clk2	No valid synchronizer used	
2	processor1.inFast	processor1.clk1	processor1.out	processor1.clk2	No valid synchronizer used	


Click the “C” button to set cdc\_false\_path




Select "Source FF, Dest FF" and click "OK"



cdc\_false\_path will be generated in constraints editor




Finally click “Append & Run” to update the constraints file and run the analysis.



### [Tips]

If you have more paths to be set cdc\_false\_path on, repeat the above steps.


10. Open the “Ac\_unsync02” rule folder.



**[Think about it]**

What's the “Ac\_unsync02” rule?

11. Right-click on “Ac\_unsync02” folder and select “Open Spreadsheet”



12. In the “DEST” column locate “top.processor1.inst\_p.rx\_data2\_q[3:0]” and click on “ID” to open violation spreadsheet and at the same time it will also cross-probe to Msg tree.

DEST.	top.processor1.inst_p.rx_data2_q[3:0]
-------	---------------------------------------

The screenshot shows three windows from the ModelSim interface:

- Spreadsheet Viewer - Ac\_unsync02.csv (ReadOnly)**: A table showing violations. Row 3 highlights processor1.clk1 with a yellow background. A tooltip for processor1.clk1 indicates MSG\_GRP\_TAG = 9 (Instance based merging).
- Design Setup**: A window showing Verilog code for rx\_data processing. It includes logic for receiving blocks, setting rx\_data\_q, and handling valid data.
- Spreadsheet Viewer - ac\_unsync\_04.csv (ReadOnly)**: A detailed violation report for processor1.clk1. It lists four entries, each with a red error icon and a tooltip indicating 'Only sources merge on me'.

13. At the spreadsheet viewer “ac\_unsync04.asv (ReadOnly), click “incremental Sch” icon to debug.

The screenshot shows the Spreadsheet Viewer for 'ac\_unsync\_04.csv' with the following interface elements:

- Toolbar with various icons.
- Table header: A, B, C, D, E, F, G.
- Table body: Four rows of violation data, each with a red error icon.
- Bottom toolbar: 'Show Header' and 'Open Incremental Schematic' (highlighted with a yellow box).

**[Think about it]**

The failure reason it seems that MUX inputs are fed by asynchronous source. But why “rx\_data2\_q” is reported as unsynchronized?

(HINT: Double clock the MUX input!)

**[Tips]**

SpyGlass, by default, reports all such crossing as unsynchronized/metastable.

Apply a “cdc\_false\_path” constraint on paths that are having exception such as static or test or debug logic.

14. In the spreadsheet for “Ac\_unsync02” rule violation locate destination “top.processor1.inst\_p.rx\_data3\_q[3:0]” in “DEST” column

The screenshot shows a spreadsheet viewer window titled "Spreadsheet Viewer - Ac\_unsync02.csv (ReadOnly)". The table has columns: ID, SOURCE, SOURCE CLOCK, DEST., DEST. CLOCK, and REASON. There are three rows of data:

ID	SOURCE	SOURCE CLOCK	DEST.	DEST. CLOCK	REASON
1	processor1.tmp_data[0]	processor1.clk1	processor1.out_data[0]	processor1.clk2	No valid synchronizer used
2	processor1.inst_p.tx_data4_q[0]	processor1.clk1	processor1.inst_p.rx_data3_q[0]	processor1.clk2	No valid synchronizer used
3	processor1.inst_p.tx_data2_q[3:0]	processor1.clk1	processor1.inst_p_rx_data2_q[3:0]	processor1.clk1	processor1.inst_p_rx_data3_q[0]


MSG\_GRP\_TAG = 8 (Instance based merging)

15. Click on the “ID” field and you will see this will cross probe the violation in schematic/Msg Tree, also a violation spreadsheet will open.

The screenshot shows a complex interface with multiple windows:

- Schematic View:** Shows a logic diagram with components like AND, OR, NOT, and a D flip-flop labeled "clk1/clk2".
- Msg Tree View:** Shows a hierarchical message tree with nodes like "Local = <Notemplate>" and "ERROR(4)".
- Spreadsheet View:** Shows a table for "ac\_unsync\_03.csv" with columns A, B, C, D, and E. It lists violations for "Destination flop" and "Source flop".
- Code Editor:** Shows Verilog code for "protocol\_sync.v" containing logic related to rx\_data1\_q, rx\_data2\_q, rx\_data3\_q, rx\_data4\_q, and ackclk1.


16. As you can see above reason of failure is “No valid synchronizer” used, which means tool is unable to find any synchronizer or synchronized control line. Also tool is also showing a potential qualifer for this crossing.



The screenshot shows a spreadsheet viewer window titled "Spreadsheet Viewer - ac\_unsync\_03.csv (ReadOnly)". The table has columns: A (chmef), B (Type), C (Signal Name), D (Failure Reason), E (Synchronization Scheme), and F (Clock Name). Row 1: Destination flop, processor1.inst\_p\_rx\_data3\_q[0], unsynchronized destination, N.A., N.A., processor1. Row 2: Source flop, processor1.inst\_p\_tx\_data4\_q[0], No valid synchronizer used, N.A., N.A., processor. Row 3: Potential Qualifier, processor1.inst\_p\_inst\_pulse\_sync.data\_meta, N.A., Conventional multi-flop for processor1. A yellow box highlights the "Potential Qualifier" row.

A	B	C	D	E	F
1	Destination flop	processor1.inst_p_rx_data3_q[0]	unsynchronized destination	N.A.	processor1
2	Source flop	processor1.inst_p_tx_data4_q[0]	No valid synchronizer used	N.A.	processor
3	Potential Qualifier	processor1.inst_p_inst_pulse_sync.data_meta	N.A.	Conventional multi-flop for processor1	

17. Locate the “Potential Qualifier” at “Type” column and click on the “ID” field to cross-probe to schematic and open “Incremental Sch” window.




**[Think about it]**

From the schematic it seems qualifier is a double flip-flop synchronized signal and gating the source on AND gate. There is potential qualifier shown for “rx\_data3”. If as a designer you accept this potential qualifier then what is the risk you are taking?

(HINT: Trace fan-in of OR gate which comes in between crossing, no asynchronous source should feed into OR gate other input)

18. Close all the spreadsheet viewer and incremental schematic windows.

19. To check the reset synchronization, double-click the “Reset\_sync01” rule folder (under the Warning folder). You will see violation reported for the reset signal “rst”.

**[Tips]**



The rule “Reset\_sync01” checks an asynchronous reset, should be synchronously de-asserted, relative to the clock. If an asynchronous reset is NOT synchronously de-asserted, the it may cause the following problems:

- Violation of the reset recovery time.
- Reset removal happening in different clock cycles for different sequential elements.


Synchronization helps reduce such possible problems in the design. We can achieve synchronization by various means. A simple approach is to pass the reset through a metastability structure.

20. Let us assume that the reset synchronization is coming from a reset synchronizer block which is NOT part of this design. If this is the case, then you will see the messages reported for all occurrences where a reset is NOT asynchronously asserted and the synchronously de-asserted. There messages could be considered as NOISE. One way to prevent SpyGlass from reporting these messages is to apply an input constraint on the reset port and associate it to a clock.


21. Double-clock the message for flip-flop “processor1.tmp\_data[0]” in the “Reset\_sync01” rule folder for “top.rst” and invoke the “Incremental Sch”.





22. The message report that the reset signal is NOT being synchronously de-asserted relative to clock signal "clk1".



23. Let us apply an input constraint on the “rst” pin. At “Atrenta Console” window, expand the “Module View” by click “>>”



24. Switch Show type to “Constraints View”.




25. Double-clock the constraints (SGDC) file from console UI

SGDC file name processor1.sgdc

A screenshot of the software interface showing the 'processor1.v' editor window. The left pane shows the 'SGDC Files' tree with 'processor1.sgdc' selected. The right pane displays the contents of the 'processor1.sgdc' file:

```
1 current_design processor1
2
3 clock -name clk1 -domain clk1
4 clock -name clk2 -domain clk2
5
6 reset -name rst -value 0
7
8 #uncomment the following line to remove the Reset_sync01 violation on
9 #input -name rst rst -clock clk1
10
11 input -name in1 -clock clk1
12 input -name in2 -clock clk1
13 input -name in2 -clock clk2
14 input -name rxd_i -clock clk1
15 input -name cts_i -clock clk1
16 input -name sio_ce -clock clk1
17 input -name sio_ce_x4 -clock clk1
18 input -name din_i -clock clk1
19 input -name re_i -clock clk1
20 input -name we_i -clock clk1
21
22 current_design "processor1"
23 cdc_false_path -from "processor1.inFast" -to "processor1.out"
```


26. Edit the “processor1.sgdc” constraint file by pressing the hotkey <e>. This will open the file in the editor window. Uncomment the line with input declared.



```
SPYGLASS:processor1.sgdc
current_design processor1
clock -name clk1 -domain clk1
clock -name clk2 -domain clk2
reset -name rst -value 0
#uncomment the following line to remove the Reset_sync01 violation on
#input -name rst rst -clock clk1

input -name in1 -clock clk1
input -name in2 -clock clk1
input -name in2 -clock clk2
input -name rxd_i -clock clk1
input -name cts_i -clock clk1
input -name sio_ce -clock clk1
input -name sio_ce_x4 -clock clk1
input -name din_i -clock clk1
input -name re_i -clock clk1
input -name we_i -clock clk1

current_design "processor1"
cdc_false_path -from "processor1.inFast" -to "processor1.out"
~"processor1.sgdc" 23L, 607C 5,0-1 All
```



```
SPYGLASS:processor1.sgdc
current_design processor1
clock -name clk1 -domain clk1
clock -name clk2 -domain clk2
reset -name rst -value 0
#uncomment the following line to remove the Reset_sync01 violation on
#input -name rst rst -clock clk1


input -name in1 -clock clk1
input -name in2 -clock clk1
input -name in2 -clock clk2
input -name rxd_i -clock clk1
input -name cts_i -clock clk1
input -name sio_ce -clock clk1
input -name sio_ce_x4 -clock clk1
input -name din_i -clock clk1
input -name re_i -clock clk1
input -name we_i -clock clk1

current_design "processor1"
cdc_false_path -from "processor1.inFast" -to "processor1.out"
~"processor1.sgdc" 23L, 606C 5,0-1 All
```

27. Rerun the selected goal



28. No further "Reset\_sync01" messages are being reported for "rst" with respect to "clk1".



#### [Think about it]

If an input is registered in more than one clock domain, it will definitely be asynchronous with at least one of the clocks. Therefore, a synchronizer is required on at least one flop. The "Clock\_sync05" rule is designed to flag these situations. Now, can you tell why primary input signal "in2" reported as "Clock\_sync05" warning?

(HINT: Use the Msg Tree tab and Incremental schematic.)


## Lab 8 CDC functional verification

1. Change directory to lab 8

```
Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_8
```

2. Open the SpyGlass in interactive mode

```
Unix% spyglass
```



3. Open project

Project file name	Lab8.prj
-------------------	----------

4. Once you've cleaned up all the metastability issues, you are now ready to perform advance CDC checks on the design, such as Reset verification, FIFO/Handshake verification, etc. Click the drop down selection to load results of "cdc\_verif" goal.



#### [Think about it]


In addition to performing structural checks SpyGlass CDC will perform some functional checks using formal engines to verify the design functionality. Even if your synchronization schemes are in place, how sure can you be that they are functioning as expected? For example you have implemented a FIFO synchronizing scheme, how can you be sure that FIFO does not under-run or overflow? You have implemented some control logic which makes use of a gray code counter. How sure can you be that the behavior is as expected?

#### [Tips]


Make sure you do NOT have any "Ac\_sanity04" messages. If there is any "Ac\_sanity04", none of the rest of the "Ac\_" rules would be run due to this "Ac\_sanity04"

5. Data coherency (Convergence) – Gray code checks


In the "Msg tree" tab of the message window, expand the "verif/cdc\_verif" goal folder and then expand the "Ac\_conv02" rule folder.




Double-click the reported violation message and use hotkey <i> to open incremental schematic window.




When the synchronized signals converge, they typically, but NOT always, originate from some type of gray code counter. Once determining the re-converging synchronized signals, advance CDC checks can perform a gray code check on the signals.



With the message highlighted within “Ac\_conv02” rule folder, use hotkey <w> to open the “SpyGlass Waveform Viewer”.



From the waveform, it can be seen that signals feeding destination of 2 crossings “processor1.gray.l1.temp” and “processor1.gray.l2.temp” are changing at the same time. Hence, this is a violation of gray code.




### [Think about it]


Why the SpyGlass report re-converging singals do not follow gray encoding?

6. Close all windows expect the “Atreanta Console” window.
7. Complex synchronizations schemes: FIFO under-run and overflow checks.


In the “Msg tree” tab of the message window, expend the “verif/cdc\_verif” goal folder and then expand the “Ac\_fifo01” rule folder.




Double-clock the message with memory “processor1.tx\_fifo.mem” specifically the one with overflow. The message informs us that the read and write pointers have been identified for this FIFO implementation.




Invoke incremental schematic by pressing hotkey <i> to see identified FIFO structure.




Advanced CDC checks can go one step further and identify whether the FIFO under-runs or overflows. The selected message reports that an overflow conditions has occurred. To view the failure, open the waveform, it can be inferred that the write pointer has been re-written into the address location 0. Now, at “Msg Tree” tab press hotkey <w> to open “SpyGlass Waveform Viewer”.




Right-click on “processor1.tx\_fifo.wp[1:0]” and select “fanin”.



Click to select “we\_i” signals and press “OK”.




It is apparent that write enable (we\_i) is active even the FIFO is full.




8. Close all windows except the “Atreanta Console” window.

## 9. Complex synchronizations schemes: FIFO underflow checks


Double-click the message reported by the “Ac\_fifo01” rule about the FIFO with memory “processor1.tx\_fifo.mem”. The message reports that an underflow condition has occurred.



Open the waveform for this message.



Trace the “processor1.tx\_fifo.rp[1:0]” read pointer signal.




**[Think about it]**

What wrong with the “processor1.tx\_fifo.rp[1:0]” read pointer signal?


10. Close all windows expect the “Atreanta Console” window.

11. Handshake synchronizations schemes: data loss in handshake and four phase handshake protocol check.

In the message tree of the tab of the message window, expand the “verif” goal folder then expand the “Ac\_handshake02” rule folder.



Double click the message. This message informs that the request and acknowledgement signals have been identified for handshake synchronization structure. Advanced CDC checks whether the handshake synchronization follows four phase handshake protocol. Spyglass identifies the “REQ-ACK” loop of handshake structure. To view the “REQ-ACK” loop. Highlight the message by double clicking the message and then open incremental sch.



To view the failures open the waveform viewer. From the waveform viewer it can be seen that four phase protocol is not followed. The “busreq” signal goes inactive and then comes active again before the “core\_ack\_1” (acknowledgement) goes inactive.

