Lab 1 Case study: RTL design

- Change directory to lab 1 Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_1
- Let us review design first.
 Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_1/design
- 3. There is a core module as shown, our goals is to



- A. Package core module to a CHIP
- B. Use ADPLL IP to provide core clock
 - i. Reference clock input: 100 MHz
 - ii. ADPLL clock output: 1600 MHz
 - iii. Core clock: 100 MHz

Input pads	REF_CLK ADPLL IP DCO_CLK	CLK HALT RESET_ DoDCT DCT X[11:0] Mode	Z[11:0]	Output pads
	100 MHZ 100 MHZ			100 MHZ

, .FRACTION_ENABLE(1'b0), .CALIBRATION_FINISH(),

 ADPLL SPEED_SELECT[9:0] pin configuration Reference clock: 100 MHz ADPLL clock: 1600 MHz

If SPEED_SELECT[9] == 1'b0 Then 1600 = 100 * (4 * SPEED_SELECT[8:0] + 4) Get SPEED_SELECT[8:0] = **9'd3**

If SPEED_SELECT[9] == 1'b1 Then 1600 = 100 * (4 * SPEED_SELECT[8:0] + 2) Can't get the result

Now, we can configure ADPLL IP as shown:





5. Core clock is 100MHz, but ADPLL clock output is 1600MHz, therefore, we need frequency divider.

Because 1600MHz clock frequency too high, so we partition frequency divider into two parts.

A. First, use binary counter for high speed frequency divider.





Β. Second, use Jonson counter



C. Finally, we can get a divide-by-16 frequency divider.



6. To prevent reset problems, we need reset synchronizer.

File name sync reset.v



Because the core function MUST wait the ADPLL ADPLL_LOCK pin active high, we need an AND gate for core reset function.



[Think about it]

Why frequency divider's reset pin use "ADPLL_reset" instead of "sync_core_reset"?

7. Some of input/output ports are crossing two clock domains, so we need data synchronizers.

P <mark>ort direc</mark> tion	Port name	SRC. Clock	DEST. Clock	Line number
Input	Х	CLK	clk_div16	30
Input	HALT	CLK	clk_div16	32
Input	DoDCT	CLK	clk_div16	33
Input	Mode	CLK	clk_div16	34
Output	Z	clk_div16	CLK	40

cross_sync_data u_cross_sync_X (.clka(CLK), .clkb(clk_div16), .data_in(X), .data_out(sync_X));

cross_sync_bit u_cross_sync_HALT (.clka(CLK), .clkb(clk_div16), .bit_in(HALT), .bit_out(sync_HALT)); cross_sync_bit u_cross_sync_DoDCT (.clka(CLK), .clkb(clk_div16), .bit_in(DoDCT), .bit_out(sync_DoDCT)); cross_sync_bit u_cross_sync_Mode (.clka(CLK), .clkb(clk_div16), .bit_in(Mode), .bit_out(sync_Mode));

DCT u_DCT (.CLK(clk_div16), .HALT(sync_HALT), .RESET_(sync_core_reset), .DoDCT(sync_DoDCT), .X(sync_X), .Z(nonsync_Z), .M ode(sync_Mode));

sync_bit u_sync_ADPLL_LOCK (.clk(clk_div16), .bit_in(ADPLL_LOCK), .bit_out(sync_ADPLL_LOCK));

cross_sync_data u_cross_sync_Z (.clka(clk_div16), .clkb(CLK), .data_in(nonsync_Z), .data_out(Z));





Multi/single bit data synchronizer

File name cross_sync_bit.v cross_sync_data.v



8. Finally, put all designs together.



Lab 2 Case study: CDC CHECK

- Change directory to lab 2
 Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_2
- 2. Open the SpyGlass in interactive mode

Unix% spyglass <u>File E</u>dit <u>R</u>un Iools <u>H</u>elp Design Setup 下 Enter design files, set design-read options, run design-analysis, and debug design file is 🙀 Search 🛓 in Ses 🛓 Go Add Design Files Set Read Options Run De 🔮 Add File(s)... 🍲 Import So rce(s)... 🗙 Delete File(s) More Act HDL Files HDL Libraries **Getting Started** Welcome to Atrenta Console Console is a flow-based UI that guides how to use its features in an orderly manner. Settings like the input files and options are saved in a project file (* pri). If you already have a project file you may open it from the File->Open Project Menu. Otherwise, Console is ready to use with a new project file started for you. Console Flow The first step in the flow and the one currently shown is Design Setup where design HDL is added and initially analyzed for syntax and structure. To begin, click on the 🛛 🗍 'Add File(s)...' icon to add HDL files. Directories with pre-compile HDL files and Technology libraries can also be added. After adding design input, review the design read option settings and perform design Read-in to check your design. Once satisfied with the design setup move on to the next flow step by clicking on Goal Setup & Run In this step, select design goals from a list and be guided to provide design intent information needed for the goal. After Goal Setup & Run, the final step is to run the analysis and debug the results. Get to this step by clicking on Analyze Results Do not show this dialog again Close this windo Session Loo mical support: email support@atrenta.com or dial 1-866-ATRENTA TINFO: Setting default Language Mode to 'mixed Lar



3. Reading design list

4.

Add Design I	Files Set Read Options Run Design Read ((s) Import Source(s) X Delete File(s) More Ac Add source files from .f/.spp file	
	and the same set the	
Add Design I	Files Set Read Options Run Design Read	
📲 Add File	(s) 🜗 Import Source(s) 🗙 Delete File(s) More Actions 🔻	h
*	Open File X	100
	Look In: /user/DSD/clhuang/TestCase/ADPLL_LAB_2012_Winter/desigi	
<u>«</u>	File Name : vlog.f Open Type : Source File(".spp *.f *.list) ± Cancel	
Add Desigr	n Files Set Read Optio	
	Verilog	
Set read o Un-check '	ptions "Show Common Option Only"	
Add Des	aign Files Set Read Options Run Design Read w Common Options Only Restore All Defaults	

Setting common options

Language Mode	verilog	
Top Level Design Unit	CHIP	
Others	Default	

	Option Name	Value
L	Common Options	
L	– Language Mode	verilog
L	– Top Level Design Unit	CHIP
L	– Stop Design Unit(s)	
L	– Interpret Pragma(s)	
L	– Enter Macros for Analysis	
L	 Set HDL Parameter(s) Value 	
L	- Searches the specified paths for include files	/usr/cad/synopsys/synthesis/cu
L	 Specify the library files in the source design 	/design/DCT.v/design/DRU
L	 Specify the library directories containing libraries 	/usr/cad/synopsys/synthesis/cu
L	 Specify library file extensions 	.v
L	 Enable System Verilog Processing 	No
L	 Enable auto-compilation of gateslib into sglib 	No
L	 Allow Duplicate Module Names in Verilog Designs 	No
L	 Disable Verilog 2k Processing 	No
	 Other Command Line Option(s) 	-clean
	└ Options from Configuration File(s)	-report 'moresimple' -inferbl





Setting advanced options

Enable Handle Memories	Yes
Enable Analysis of Instantiated DesignWare Components	Yes
Others	Default

Option Name	Value
□ Advanced Options	
- Enable Save Restore Flow	Ves
 Enable Save Restore for BuiltIn Rules 	Ves
 Dump Built In Rules in Precompile Flow 	Ves
– Ignore SpyGlass BuiltIn Rules	No
– Directory Path Containing Ignore BuiltIn Files	luser/cad/atrenta/SpyGlass/Spy
– Design Read Synthesis Flavor	base
 Enable Incremental Mode for All Goals 	No
– Logical Working Directory	
 Stop Directory(s) 	
 Upper Threshold for Compiling Memories 	
– Enable Handle Memories	Yes
 Enable HDL Encryption 	No
 Disable Encrypted HDL Checks 	No
– Enable Analysis of Instantiated DesignWare Components	Yes
 Hierarchical SGDC Modes 	None
– Maximum Messages Per Rule	
– Cache Directory	
 Exit on Detecting Blackboxes in the Design 	No
 Enable RTL Checking of pre-compiled HDL Libraries 	No
– Check IP	
– Check DU	
 Enable SDC-to-SGDC translation 	No
 Specify the mode of the SDC file to be translated to SGDC 	
 Specify the file to save output of SDC-to-SGDC translation 	
 Enable Translation of IO Delay 	No
– Extract Domain Info	No
- Specify the manner in which virtual-to-real clock mapping to be done	No
 Specify parameter to give the list of suffix strings 	
– Reports Max Count Size	

- 2012年3月16日
- 5. Run Design Read and save project "case.prj"



6. Check "Msg Tree", make sure everything is fine.



7. Switch to "Goal Setup & Run"



8. Select goals

Initial_rtl	clock_reset_integrity	clock_reset_integrity
Initial_rtl	cdc_verif	cdc_verif_base
Initial_rtl	cdc_verif	cdc_verif

G	oal	Setup Status	Run Status	Prereq. Goals
Θ	initial_rtl		Selected Goal(s):	
	⊕ – lint			
I .	⊕ – audit			
	□- clock_reset_integrity		Selected Goal(s):	
	power_gated_clock	Setup Recommended	Not Run Yet	
	🖵 🔳 clock_reset_integrity	Setup Recommended	Not Run Vet	
I .	⊕ – constraint			
	⊕ – constraint_generation			
	i – power			
	⊕ - voltage_domain			
	⊕ - cdc_prep			
	⊟- cdc_verif		Selected Goal(s):	
L	— 🔳 cdc_verif_base	Setup Recommended	Not Run Vet	initial_rtl/clock_reset_integrity/clock_res
	└─ 🔳 cdc_verif	Setup Recommended	Not Run Yet	initial_rtl/cdc_verif/cdc_verif_base
	⊞-cdc_exhaustive			
	⊕ - dft_readiness			
Ð	detailed_rtl			
Ð	rtl_handoff			
I FI	ip_handoff			

9. Highlight the goal "clock_reset_integrity" by right-click and then perform "Setup Goal"

	Selected Goal(s):
power_gated_clock	Setup Recommended Not Run Yet
🗆 📕 clock_reset_integrity	Setup Recommended Not Run Vet
⊕ - constraint	clock_reset_integrity
- 10 AV (17 F - 17

10. Switch function tab to "Setup Goal" and run "Run Setup Wizard"



14. Click "Next" to perform "Resolve Blackboxes"

Mew: Blackbox View	Lear Filters 💥 C	Configure Columns	View w	aived Bla	ckboxe: Ti	otal Blackboxe	s:2 W
S. No. Module	Туре	Cause				Remedy	
1 ADPLL_TSMC90_1	Unsynthesized	UnsynthesizedDU:	Design Unit '	ADPLL_	TSMC90_1	Fix Synthesis	errors
2 RF2SH64×16	Unsynthesized	UnsynthesizedDU:	Design Unit '	RF2SH6	4×16' (elab	Fix Synthesis	errors

15. Click "Next" and show clock trees.

Show clock trees and finalize clock definition interactively? Yes

*n Ac	dd clock(s) 🔚 Generate SGDC a	s 📔 💽 Modular Schematic	: 🔂 Increme	ental Sch	ematic		
					Clock Sour	ces	
	Clock	Domain	Period	Edge	Clock Type	Clock Cones	Mux Selec
	T CHIP.CLK	CHIP.CLK	?	?	Primary	1	0
	A CHIP.U CORE.ADPLL CLK	CHIP.u_CORE.ADPLL_CLK	?	?	Black-Box	<u>6</u>	0
					Clock Con	95	
	ock Cone				Clock Con nstance Count	es	ks Mux 5
	nck Cone P.u CORE.u DCT.tposemem.Biste	ed RF2SH64×16.BistCtrl i0.5	i43.rtlc <u>N0</u>	F	Clock Con nstance Count :6	es Source cloc	ks∬Mux S 0
	ICK Cone P.u CORE.u DCT.tposemem.Biste P.u CORE.u DCT.tposemem.Biste	d RF2SH64×16.BistCtrl 10.5 d RF2SH64×16.BistCtrl 10.5	i43.rtic <u>NO</u> T MAL i0.rtic	 F <u>c N4</u> F	Clock Com nstance Count :6 :2	es Source cloc 1 1	ks Mux S 0 0
	ICK Cone P.J. CORE.J. DCT.tposemem.Biste P.J. CORE.J. DCT.tposemem.Biste P.J. CORE.J. DCT.tposemem.Biste	d_BF2SH64×16.BistCtrl_i0.S d_BF2SH64×16.BistCtrl_i0.S d_BF2SH64×16.BistCtrl_i0.S	:43.rtic N0 T MAL 10.rtic 144.rtic N4	I F <u>c N4</u> F F	Clock Com nstance Count :6 :2 :7	es Source cloc 1 1 1 1 1	ks Mux S 0 0 0
	ICK Cone P.J. CORE.J. DCT.tposemem.Biste P.J. CORE.J. DCT.tposemem.Biste P.J. CORE.J. DCT.tposemem.Biste P.J. CORE.J. DCT.tposemem.Biste	d_BF2SH64×16.BistCtrl_i0.S d_BF2SH64×16.BistCtrl_i0.S d_BF2SH64×16.BistCtrl_i0.S	i43.rtic N0 T MAL i0.rtic i44.rtic N4	F <u>c N4</u> F F F	Clock Com nstance Count :6 :2 :7 :1	es Source cloc 1 1 1 1 1 1 1	ks Mux S 0 0 0 0
	ICK Cone P.J. CORE.J. DCT.tposemem.Biste P.J. CORE.J. DCT.tposemem.Biste P.J. CORE.J. DCT.tposemem.Biste P.J. CORE.ADPLL_CLK P.J. CORE.clk_div2	ed_RF2SH64×16.BistCtrl_I0.9 ed_RF2SH64×16.BistCtrl_I0.9 ed_RF2SH64×16.BistCtrl_I0.9	i43.rtic NO IT MAL iO.rtic i44.rtic N4	1 F <u>c N4</u> F F F F	Clock Cont nstance Count 6 2 7 7 1 1 4	es Source cloc 1 1 1 1 1 1 1 1 1	ks Mux S 0 0 0 0 0
	DCK CONE P.u. CORE.u. DCT.tposemem.Biste P.u. CORE.u. DCT.tposemem.Biste P.u. CORE.u. DCT.tposemem.Biste P.u. CORE.ADPLL_CLK P.u. CORE.clk_div2 P.u. CORE.clk_div16	ed RF25H64×16.BistCtrl i0.5 ed RF26H64×16.BistCtrl i0.5 ed RF2SH64×16.BistCtrl i0.5	i 43.rtic N0 iT MAL i0.rtik i44.rtic N4	1 F C N4 F F F F F F	Clock Com nstance Count :6 :2 :7 :1 :1 :4 :1779,B:2	es	ks Mux S 0 0 0 0 0 0

16. Click "Next" to verify clock setup.

Verify clock setup? Yes	
View: Msg Tree 👱 Group By: Goal 🛓	
 Message Tree (Total: 25, Waived: 24) Goal = <notemplate>:[1]</notemplate> INFO:[1] INFO:[1] DetectTopDesignUnits [1] :Identify the top-level design units in user design 	yn.

17. Click "Next" to setup reset signals

Edit and complete reset constraints? Yes

current_design "CHIP" ##ASYNCHRONOUS RESETS## #DEFINITE RESETS: reset -name "CHIP.ADPLL_RESET" -value 0 #PROBABLE RESETS: reset -name "CHIP.u_CORE.ADPLL_LOCK" -value 0 reset -name "CHIP.RESET_" -value 0 ##SYNCHRONOUS RESETS## #DEFINITE RESETS: reset -sync -name "CHIP Mode" -value 0
reset -sync -name "CHIP.Mode" -value 0

Because the signal "CHIP.Mode" and "CHIP.u_CORE.ADPLL_LOCK" act like reset behavior, Spyglass identifies them. In this case, we can't need these two signals, so we comment them by "#".

current_design "CHIP"	
##ASYNCHRONOUS RESETS##	
#DEFINITE RESETS:	
reset -name "CHIP.ADPLL_RESET" -value	0
#PROBABLE RESETS:	
<pre>#reset -name "CHIP.u_CORE.ADPLL_LOCK"</pre>	-value 0
reset -name "CHIP.RESET_" -value 0	
##SYNCHRONOUS RESETS##	
#DEFINITE RESETS:	
#reset -sync -name "CHIP.Mode" -value	0

Click "Next" to save file.





18. Because all of ADPLL data input/output can treat as false paths, except ADPLL_LOCK signal. But this "ADPLL_LOCK" is asynchronous signal, so we can skip "Set up Black Boxes in the Data Path" by clicking "Next".



>> Help Select Constraint signal_in_domain 0 Ŧ 🍓 Add Row 🛛 🗙 Delete Row Set up Black Boxes in the Data # Select -name -signal* -synchronized -domain* ADPLL_TSMC90_TinnoTek 1 🗸 Ŧ SpyGlass has identified blackboxes in design. Here, you can set: - the signal_in_domain constrain specify clock domains for blackbox inp pins Append to SGDC File: case_files/cdc_bbox_clock.sgdc SGDC Editor Edit File: case_files/cdc_bbox_clock.sgdc E Save 🚊 Print X Cut 🙈 Paste 🧼 Restart 🖕 Back Next 📦 Incomplete Constraints × Do you wish to proceed without creating constraints for : * signal_in_domain 🔟 Do not ask me again Yes No 19. Click "Yes" to edit IO domains. Edit and complete IO Domains Yes

Also, we can skip "signal_in_domain" SGDC setting by clicking "Next".

2012 年 3 月	16 🗄
------------	------

Input	HALT	CHIP.CLK	CHIP.CLK
Input	DoDCT	CHIP.CLK	CHIP.CLK
Input	X[0:11]	CHIP.CLK	CHIP.CLK
Input	Others	NA	NA
O <mark>utput</mark>	Z[0:11]	CHIP.CLK	CHIP.CLK
Output	Sync_ADPLL_LOCK	CHIP.u_CORE.ADPLL_	CHIP.u_CORE_ADPLL_CL
	second in second	CLK	К
O <mark>utput</mark>	Others .	NA	NA

Use "Copy all" to setting input/output "Actual Clock"





20. Save SGDC file

Copy content in toplevel SGDC file instead of including file link	Check	
Others	Default	





- 21. Click "Next" to perform "Check issues with Setup for Formal Verification"
 - Check setup now? Yes



22. Click "Next" and finish setup.

Back	Next w Summary 7	es Skip	~	

23. Switch function tab back to "Select Goal"

Select Goal Central Setup Setup Goal			
Run Selected Goal(s): 3/179 Select Goal(s): All, N	lone 🔲 Run in Group	Mode	
Methodology: New_RTL GuideWare Reference Metho	dology for New RTL Bi	ock development	
Goal	Setup Status	Run Status	Prereq. Goals
⊡ initial_rti		Selected Goal(s):	
⊞– IINT +)– audit			
		Selected Goal(s):	
power_gated_clock	Setup Recommended	Not Run Yet	
clock_reset_integrity	Setup Done	Not Run Vet	
H = constraint_generation I H = power			
⊕ - cdc_prep			
□ - cdc_verif		Selected Goal(s):	
cdc_verif_base	Setup Recommended	Not Run Vet	initial_rtl/clock_reset_integrity/clock_reset
cdc_verif	Setup Recommended	Not Run Vet	initial_rtl/cdc_verif/cdc_verif_base

24. Right-click "Run Selected Goal(s)" to run goals sequentially.

Select Goal Central Setup Se	tup Goal	
Bun Selected Goal(s): 3/179	Click on the check box to select or deselect a goal for multiple run.	J.
Methodology: New_RTL Gui	Currently Selected Goal(s): 3 out of 179	
Goal	initial_rtl/clock_reset_integrity/clock_reset_integrity initial_rtl/cdc_verif/cdc_verif_base .Ge initial_rtl/cdc_verif/cdc_verif	
🖃 initial_rtl		
t – lint		
庄 – audit		
□- clock_reset_integrity	Selected Goal(s):	

SpyGlass: Sequential Mode	×
Please note that you have selected multiple goals to run in Sequential Mode.	
The run mode can be set to either sequential or group mode:	
-Sequential run mode means that goals will be run in sequence, each in a separate result directory.	
-Group run mode means that goals will be run together in a single result directory.	
☐ Do not show this dialog again	
OK Cancel	

25. Switch to "Analyze Results" section

Analyze R	esults
Run the goal analysis and debug design issues. ⁷	🛓 In Session

26. Switch goal to "initial_rtl/clock_reset_intergrity/clock_reset_integrity" and then check warnings and errors



27. Switch goal to "initial_rtl/cdc_verif/cdc_verif_base" and then check warnings and errors

D Run Goal:	initial_rtl/cdc_verif/cdc_verif_base]±∣∈
» Kedit	initial_rtl/clock_reset_integrity/clock_reset_integrity initial_rtl/cdc_verif/cdc_verif_base	
🚔 Print	initial_rtl/cdc_verif/cdc_verif	

	🔛 Reports >	Mew: Msg Tree 🛓 Group By: Goal
	💭 Add Tag	
Results	Kodify Tag Modify Soh Modula: Soh Modula: Soh Spreadtiset Waiver	 INFC:[15] Clock_info02 [1] :Prints the clock tree Clock_info15 [2] :Generates the PortClockMatrix report and abstracted model for input ports Clock_info15 [2] :Generates the PortClockMatrix report and abstracted model for input ports Clock_info15 [2] :Generates the PortClockMatrix report and abstracted model for input ports Implicit Clock_sync02 [6] :Reports synchronized clock domain crossings Implicit Clock_sync02 [6] :Reports synchronized clock domain crossings Implicit Clock_sync02 [6] :Propagates clocks and displays a portion of the clock-tree Implicit Clock_sing (2) :Propagates resets and displays a portion of the reset tree Implicit Clock_sing (2) :Propagates resets and clock clock area

28. Switch goal to "initial_rtl/cdc_verif/cdc_verif" and then check warnings and errors



Lab 3 Case study: Synthesis

- Change directory to lab 3
 Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_3
- 2. Setting SDC variables

F <mark>ile name</mark>	CHIP_dc.tcl
L <mark>ine num</mark> ber	3~29

Line	number 3~29					
3	set name CLK	CLK				
4	set name ADPLL CLK	ADPLL C	LK			
5		_			- A.	
6	<pre>set period_CLK</pre>	10				
7	<pre>set period_ADPLL_CLK</pre>	0.625				
8						
9	<pre>set transition_CLK</pre>		0.1			
10	<pre>set transition_ADPLL_CLH</pre>	K	0.00625		1.00	
11						
12	set uncertainty_CLK		1		and the second second	
13	set uncertainty_ADPLL_C		0.0625			
14	set uncertainty_CLK_ADPI		0.0625			
15	Set uncertainty_ADPLL_C	LK_ULK	0.0025			
17	#TO delay: 2.5					
18	#Phase shfit: 0					
19	#Jitter: 0.625 * 0.1 = 0	0.0625				
20	#Duty: 0.625 * 0.02 = 0	.0125				
21	<pre>set latency_CLK</pre>			0		
22	#IO delay + Phase shift	+ 0				
23	<pre>set latency_ADPLL_CLK_r:</pre>	ise_earl	у	2.5		
24	#IO delay + Phase shift	+ Jitte	r			
25	<pre>set latency_ADPLL_CLK_r:</pre>	ise_late		2.5625		
26	#IO delay + Phase shift	+ 0				
27	set latency_ADPLL_CLK_fa	all_earl	у	2.5	The second se	
28	#10 delay + Phase shift	+ DUTY		2 5125		
29	Set Idlency_ADPLL_CLK_Ta	arr_rate		2.5125		
Sotti	ng master clocks					

3. Setting master clocks

File name	CHIP_dc.tcl
Line number	34 and 35

<pre>34 create_clock -period \$period_CLK</pre>	-name <pre>\$name_CLK</pre>	[get_ports CLK]
<pre>35 create_clock -period \$period_ADPLL_CLK</pre>	<pre>-name \$name_ADPLL_CLK</pre>	[get_pins u_CORE/u_T90_ADPLL/DCO_CLK]

c. a divida clack

4.	4. Setting divide clocks	
	File name CHIP_d	lc.tcl
	Line number 38 and	40
	<pre>37 #div2_clk.v)B create_generated_clock -name ADPLL_CLK_)9 #div8_clk.v 40 create_generated_clock -name ADPLL_CLK_</pre>	DIV2 -divide_by 2 -source [get_pins u_CORE/u_T90_ADPLL/DCO_CLK] [get_pins u_CORE/u_div2/div2] DIV8 -edges {3 11 19} -edge_shift {3.75 3.75 3.75} -source [get_pins u_CORE/u_div2/div2] [get_pins u_CORE/u_div8/div8]
	[Think about it]	
	Why "ADPLL_CLK_DIV	8" use "edges" and "edge_shift"?
5.	5. Setting clock uncertain	nty
	F <mark>ile name CHIP_</mark> d	lc.tcl
	L <mark>ine num</mark> ber 49 ~ 52	
	49 set_clock_uncertainty\$un50 set_clock_uncertainty\$un51 set_clock_uncertainty\$un52 set_clock_uncertainty\$un	Incertainty_CLK [get_clocks \$name_CLK] Incertainty_ADPLL_CLK [get_clocks \$name_ADPLL_CLK] Incertainty_CLK_ADPLL_CLK -from [get_clocks \$name_CLK] -to [get_clocks \$name_ADPLL_CLK] Incertainty_ADPLL_CLK_CLK -from [get_clocks \$name_ADPLL_CLK] -to [get_clocks \$name_CLK]
	[Think about it] What is "set_clock_un	n <mark>certainty –</mark> from clka –to clkb] means?
6.	6. Setting clock latency	
	File name CHIP_d	Ic.tcl
	Line number 54 ~ 58	3
	<pre>54 set_clock_latency 55 set_clock_latency 56 set_clock_latency 57 set_clock_latency 58 set_clock_latency</pre>	<pre>\$latency_CLK [get_clocks \$name_CLK] \$latency_ADPLL_CLK_rise_early -rise -early [get_clocks \$name_ADPLL_CLK] \$latency_ADPLL_CLK_rise_late -rise -late [get_clocks \$name_ADPLL_CLK] \$latency_ADPLL_CLK_fall_early -fall -early [get_clocks \$name_ADPLL_CLK] \$latency_ADPLL_CLK_fall_late -fall -late [get_clocks \$name_ADPLL_CLK]</pre>
	[Think about it] Why we need "rise/fa	ll" and "early/late" options?
7.	7. Setting false path	
	File name CHIP_d	lc.tcl
	Line number 76	
1	76 set_false_pat	h -to [get_ports sync_ADPLL_LOCK]

[Think about it]

Why we can set "sync_ADPLL_LOCK" to false path?

8. Setting clock transitions



10. Open the design compiler in GUI mode

<mark>Unix% dv</mark>

2		Design Vision - TopLevel.1	
<u>F</u> ile	<u>E</u> dit <u>V</u> iew	Select Highlight List Hierarchy Design Attributes Schematic Timing Test Power Window Help	
]] 🥔	866		
	Hier.1		
1	Logical Hier	Cells (Hierarchical)	
(i)		Cell Name Ref Name Cell Path Di	
⊕_			
⊝_			
40			
-	- Loading	a dh file //user/DSD/clbuang/TestCase/ADDLL LAB 2012 Winter/designB/syn/designkit lib/tng	
	Loading	g db file '/user/DSD/clhuang/TestCase/ADPLL_LAB_2012_Winter/designB/syn/adpl1_lib/ADPLL_T	
	Loading	g db file '/user/DSD/clhuang/TestCase/ADPLL_LAB_2012_Winter/designB/syn/adpl1_lib/ADPLL_T g db file '/user/DSD/clhuang/TestCase/ADPLL_LAB_2012_Winter/designB/syn/memory_lib/RF2SH6	
	Loading	g db file '/user/DSD/clhuang/TestCase/ADPLL_LAB_2012_Winter/designB/syn/nemory_lib/RF2SH6	
	design_	_vision>	
	<u> </u>		
	Log His	istory Options: 🗹	
	design_vis	sion>	
Read	ly		

11. Reading design

File => Read... => chip_syn.ddc

File betwe Initi Loadi signk	File Edit View Select Highlight List Pread Image: Comparison of the second		
Look <u>i</u> r Look <u>i</u> r Ch	Read Designs n: >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>		
			(\neg)
File <u>n</u> a	me: "chip_syn.ddc"	<u>O</u> pen	1. 1. 1
File <u>t</u> yp	e: Database Files (*.ddc *.ddc.gz *.db *.db.gz *.gdt	Cancel	
<u>F</u> orma	t: Auto	SYTIUPSYS"	_
			. /

12. And then you can review the design and analysis timing.

9					-	Desig	n Vision	- TopLeve	I.1 (CHIP)					[
<u>F</u> ile	E	dit <u>V</u> iew	<u>S</u> elec	t <u>H</u> ighlig	nt L <u>i</u> st	<u>H</u> ierarch	y <u>D</u> esign	<u>A</u> ttributes	S <u>c</u> hematic	Timing	<u>T</u> est	<u>P</u> ower	<u>W</u> indow	Help	
]] 😂		66		2 2 4	»	📩 » 🛛 🖀	а » ∥ Сн	IP						-] ⊕, »
	1	Hier.1													
18	L	ogical Hier	Cell	s (Hierarc	nical)			-							
(i)	Ė	• D ==	Cell	Name	Ref I	Name	Cell Path	Di							
€		: ⊅ u	Ðu.	CORE	cross	s_sync	u_CORE_	u_c u							
Q		‡D-u	Ðu	_CORE	sync	_bit_test	u_CORE_	u_s u							
1		⊞-‡D-u	Ðu	_CORE	DCT	test_1	u_CORE_	u u							
	L	D-u	D-u	CORE	cross	s_sync	U_CORE_	u_c u							
		-D'u	-D-u	CORE	cross	s_sync		u_c u							
		D-u		CORE	cross	sync		u_c_u							
			Ðu	CORE	sync	reset t	u CORE	u s u							
		:Ðu	Ðu	CORE	div8	clk test 1	u CORE	u_d u							
		⊅u	Ðu	CORE	div2	clk_test_1	u_CORE_	u_d u							
F	- [Load	ing 1	ink lib	arv '	atech'									<u></u>
		Readin	g dde	file ',	user/	DSD/clhu	ang/Test	Case/ADPL	L_LAB_2012_	Winter,	/LAB/	Lab7/ch	nip_syn.a	ldc'.	
		Inform	ation 31 d	: Check:	ing ou	t the li	cense 'D	esignWare	<u>(SEC-104</u>	<u>i)</u>					
		Curren	t des	ign is	CHIP										
		design	_visi t des	on> ian is	CHIP										
		•	e des	IGII IS	CIIII	•									• -
		Log H	istory											Opti	ons: 💌
	1	design vi	sion>	read of	lde ch	in syn.d	dc.								
	1.	uesign_vi	510112			<u></u>									
Read	y									D	esign	CHIP			

13. Close design compiler and open the synthesized Verilog netlist.

File name chip_syn.v

Because the post-synthesis simulation use pseudo-random jitter mode, we need to add a parameter in Verilog netlist file.

Line number 7666

7666	ADDLL TSMC90 TippeTak #/1) u T00 ADDLL (SDEED SELECT//1/h0 1/h0 1/h0 1/h0
7667	1 has the the the thit thit. Eaction SPEP SELECTION by the term (1)
7668	1'b0, 1'b0, 1'b0), DCO BETA CODE(SYNOPSYS UNCONFECTED 1.
7669	SYNOPSYS UNCONNECTED 2, SYNOPSYS UNCONNECTED 3, SYNOPSYS UNCONNECTED 4)), .DCO GAMMA CODE((SYNOPSYS UNCONNECTED 5, SYNOPSYS UNCONNECTED 6,
7670	SYNOPSYS UNCONNECTED 7, SYNOPSYS UNCONNECTED 8, SYNOPSYS UNCONNECTED 9,
7671	SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11}), .REF_CLK(CLK),
7672	.RESET(ADPLL_RESET), .MODE(1'b1), .SCJ_ENABLE(1'b0), .FRACTION_ENABLE(
7673	1'b0), .DCO_CLK(ADPLL_CLK), .ADPLL_LOCK(ADPLL_LOCK))
1015	I DO), DUCLERADPLECER, ADPLECERADPLECE

[Think about it]

Open the VCD waveform file, can you tell difference between ideal jitter mode and pseudo-random jitter mode?





Lab 4A Case study: Layout (SOC Encounter)

- Change directory to lab 4A
 Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_4A
- 2. Open the SOC Encounter Unix% encounter
- 3. Import Design by loading configure file

SoC Encounter(TM) F			
Design Edit Synthesis Part Import Design Import RTL			
Load			
	Load Import Configuration	×	
CHIP.conf			
×			
File <u>n</u> ame: CHIP.conf			
File name: CHIP.conf Files of type: Input config files (*.c	conf")	Cancel	
File name: CHIP.conf Files of type: Input config files (*.c	conf")	Cancel	5
File name: CHIP.conf Files of type: Input config files (*.c	conf")	Qpen Cancel	
File name: CHIP.conf Files of type: Input config files (*.o	con")	 	

4. Because we provides a independent power domain for ADPLL IP, we needs extra configuration.

	Design Import	
asic Advanced		
Delay Calculation GDS ILM IPO/CTS OpenAccess Power RC Extraction RTL SI Analysis	Delay Calculation Defaults Exclude Net File: Default Delay Pin Limit: Default Net Delay: 1000.0ps Default Net Load: 0.5pf Input Transition/Slew:	

In the "Design import" window, switch tab to "Advanced".

At "Power" section, add another power/ground name for ADPLL IP

Design Import Basic Advanced Delay Calculation Power Nets: VDD PLLVDD GDS Ground Nets: VSS PLLVSS ILM IPO/CTS OpenAccess Power RC Extraction Toggle Rate Scale Factor: 1.0 RTL SI Analysis Timing Yield Yield Yield
Basic Advanced Delay Calculation Power Nets: VDD PLLVDD GDS Ground Nets: VSS PLLVSS ILM IPO/CTS OpenAccess Power RC Extraction Toggle Rate Scale Factor: 1.0 RTL SI Analysis Timing Yield Yield Vield VS

5. Click "OK" to perform design import



6. Global net connection.

Floorplan => Connect Global Nets...



Connect global ground net to "VSS"

Pin name	VSS
Scope	Apply All
To Global Net	VSS

Connect ADPLL IP power net to "PLLVDD"

In <mark>stance</mark> Basename	u_T90_ADPLL
Pin Name(s)	VDD
Scope	Apply All
To Global Net	PLLVDD
Override prior connection	Check

Connect ADPLL IP ground net to "PLLVSS"

Instance Basename	u_T90_ADPLL
Pin Name(s)	VSS
Scope	Apply All
To Global Net	PLLVSS
Override prior connection	Check

Connect ADPLL power pad to "PLLVDD"		
Instance Basename	ADPLL_VDD*	
Pin Name(s)	AVDD	
Scope	Apply All	
To Global Net	PLLVDD	
Override prior connection	Check	

	Global Net Connections	×
Connection List	Power Ground Connection Connect ◆ Pin Tie High Tie Low Instance Basename: [ADPLL_VDD ¹] Pin Name(s): [AVDD Net Basename: Scope ◇ Single Instance: ◇ Under Module: ◇ Under Power Domain: ◇ Under Region: Ibc [0.0] ↓ Under Region: Ibc [0.0] ▲ Apply All To Global Net: [PLLVDD ● Override prior connection ↓ Verbose Output Add to List Update Delete	
<u>Apply</u> <u>Check</u>	<u>R</u> eset <u>C</u> lose <u>H</u> elp	

Connect ADPLL power pad to "PLLVSS"

Instance Basename	ADPLL_VSS*
Pin Name(s)	AVSS
Scope	Apply All
To Global Net	PLLVSS
Override prior connection	Check

Apply and check global net

7. Floorplan

Floorplan => Specify Floorplan...



[Notice]

Do NOT use this floorplan configuration for real design!


8. Move ADPLL IP into floorplan as shown below

[Think about it]

Why we move ADPLL IP to the corner?

9. Place other IPs



10. Create power ring.

Power => Power Planning => Add Rings...



Basic power ring	configuration
Net(s)	VSS VDD
Top Layer	M7
Top Width	8
T <mark>op Spaci</mark> ng	1.5
B <mark>ottom L</mark> ayer	M7
B <mark>ottom Width</mark>	8
B <mark>ottom S</mark> pa <mark>cing</mark>	1.5
Left Layer	M6
L <mark>eft Widt</mark> h	8
L <mark>eft Spaci</mark> ng	1.5
R <mark>ight Lay</mark> er	M6
Ri <mark>ght Wi</mark> dth	8
Right Spacing	1.5
Offset	Center in channel
Basic Ad	Vanced Via Generation VSS VDD
Ring Type ◆ Core r ▲ Arr ■ Exc ◆ Block ◆ Block ◆ Ea ◆ Ea ◆ Ea ◆ Ea ◆ Core ◆ User d ◆ User d ◆ Core ▲ Core ■ Viser d ■ Viser: ■ Viset:	ing(s) contouring pund core boundary chound core boundary chude selected objects ring(s) around ch block ch reef lected power domain/fences/reefs ch selected block and/or group of core rows usters of selected blocks and/or groups of core rows With shared ring edges efined coordinates: Motorer ring Vith shared ring Motorer ring Notorer ring <
Ring Type ◆ Core r ▲ An ■ Exc ◆ Block ◆ Ea ◆ Ea ◆ Se ◆ Ea ◆ Chi ■ ◆ User d ◆ User d ● Chi ■ ◆ User d ● Chi ■ ●	ing(s) contouring pund core boundary > Along I/O boundary clude selected objects ring(s) around ch block ch reef lected power domain/fences/reefs ch selected block and/or group of core rows usters of selected blocks and/or groups of core rows With shared ring edges efined coordinates: motion Top: Bottom: Left: Right: M7 H - M7 H - M6 V - 8 8 1.5 1.5 1.5 1.5 1.5 2.5 2.5 2.5 2.5 3.6 3.7 3.7 3.7 3.7 3.7 3.7 3.7 3.7 3.7 3.7 4.7 4.7 5.7





[Think about it]

Why we don't need to create power ring for "PLLVDD/PLLVSS"?

11. Connect ADPLL IP to their own power/ground pads

Route => Special Route	
r/DSD/clhuang/TestCase/AD <u>Route Timing SI Verify Tools</u> Trial Route <u>Special Route</u> <u>NanoRoute</u>	
Mixed Signal Metal Fill Via Fill Flip Chip	
At Basic SRoute configuration tab Net(s): PLLVSS PLLVDD Route Pad Pins	2
Basic Advanced Via Generation	
Route Block Pins Pad Pins Pad Rings Standard Cell Pins Stripes (unconnected) Routing Control Layer Change Control Top Layer: M9 Bottom Layer: M1	
	-



At Advanced SRoute configuration tab and go to "Pad Pins" section

Number of Connections to Multiple Geometries All				
Others		Default		
Basic Advanced Via G	SRoute			
Block Pins Pad Pins Pad Rings Standard Cell Pins Low Power Extension Control Target List Editing Extra Config Editing	Pad Pins ■ Route Only to Pins with Width: ■ Route Only to Pins on Layers Between Lowest: Mineral Mineral Mights: Number of Connections to Multiple Ports: ◇ One ◆ All Number of Connections to Multiple Geometries: ◇ One ◆ All ◇ One ◆ All ◇ On the Preferred Routing Direction Minimum Via Width Percent between Pad and Rin Connect to Pad Pins Along: ● Bottom Top ● Left ■ Right □ Connect to Aligned Block Pins	ıg: 20 %		
	pply Defaults Cancel		lelp	
			_	

Click "Apply" to perform SRoute



12. Connect power ring to power/ground pads

At Basic SRoute configuration tab

Net(s):	VDD VSS
Route	Pad Pins

13. There is nothing special after ADPLL IP placement and power planning.





Lab 4B Case study: Layout (IC Compiler)

- Change directory to lab 4B
 Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_4B
- 2. Open the SpyGlass in GUI mode Unix% ic_shell -gui
- 3. Setting library reference

File => Set Technology File...



Setting library reference

Library name	СНІР	
Input reference libraries:	/beta_lib/tpzn90gv3	
	/memory_lib/RF2SH64x16	
	/adpll_lib/ADPLL_TSMC90_TinnoTek	
	/designkit_lib/tpbn90gv	
	/designkit_lib/tsmc090g	
	/designkit_lib/tsmc090gthvt	

3	Set Library Reference	_ ×
Library name:	/user/DSD/clhuang/TestCase/ADPLL_LAB_2012_Winter/designB/layout_icc/run/CHIP/	2
Input refere	nce libraries:	
Files		
/user/DSD/c	lhuang/TestCase/ADPLL_LAB_2012_Winter/designB/bata_lib/tpzn90gv3	<u>A</u> dd
/user/DSD/o	lhuang/TestCase/ADPLL_LAB_2012_Winter/designB/memory_lib/RF2SH64x16	Delete
/user/cad/d	esignkit/ADPLL_TSMC90_TinnoTek/ADPLL_TSMC90_TinnoTek_v1.1/ICC/ADPLL_TSMC90_TinnoTek	Û
/user/cad/d	esignkit/CBDK_TSMC90G_Arm_v1.1/CIC/lCC/tpbn90gv	л
/user/cad/d	esignkit/CBDK_TSMC90G_Arm_v1.1/CIC/ICC/tsmc090g	
/user/cad/d	esignkit/CBDK_TSMC90G_Arm_v1.1/CIC/ICC/tsmc090gthvt	
0.0.0		
C <u>R</u> eference of		
I I		4
	OK Cancel	Help 🔻
		li



4. Open design

File => Open Design Library name CHIP

Cells CHIP

(2		Open Design	1		_	. 🗙	
Library name: hua	ng/TestCase/ADP	LL_LAB_2012_W	/inter/designB	/layout_icc/r	run/CHIP	0	
C Open library as	read-only 🗖	Open re <u>f</u> erence	library for w	rite			
Libraries: CHIP						-	
Views filter: 🗖 Sho	ow all views Vie	ws: CEL		- - Shov	v all version	s	
Cell name filter:					-	- D	
	/ Viow	Version	Sizo	Modified		- 1	
CHIP	CEL	1	1 MB	03/07/2012	09:11:18 p	m	
design_setup	CEL	1	. 1 MB	03/07/2012	09:11:26 p	m	
die_init	CEL	1	. 1 MB	03/07/2012	08:07:15 p	m	
power1	CEL	1	. 1 MB	03/07/2012	08:50:16 p	m	
Open cell as rea	ad-only					•	
E Sync port name	s from child may	ro coll					
<u>sync port name</u>	s nom child mad						
			ОК	Cancel	<u>H</u> elp		
						111	

5. Move ADPLL IP to corner as shown below, and then fixed placement



6. Perform Global PG net connection (VDD/VSS)

Preroute => Derive PG Connection...

Manual connect	Check
Power net	VDD
G <mark>round n</mark> et	VSS
P <mark>ower pi</mark> n	VDD
G <mark>round p</mark> in	VSS

Derive Power Ground Connection	
C Auto connection	
□ Create power/ground nets from UPF supply nets	
Perform both power and tie connections	
Show detail connection information	
Resolve any hierarchical pg netlist conflicts with upf	
© Manual connection	
Power net: VDD	
Ground net: VSS	
Power pin VDD	
Ground pin: VSS	
Create port: C None C Top C All	
Cells:	
☐ Reconnect existing tie pins to appropriate power nets	
\square Reconnect power/ground pins with existing connection	
☐ Preserve existing connections of physical only cells	
OK Cancel Apply Default Help 🔻	

7. Create another supply net for ADPLL IP



icc_shell> create_supply_net PLLVDD

icc_shell> create_supply_net PLLVSS

PLLVDD

PLLVSS

Perform "PVDD1ANA_33/PVSS1ANA_33" PG net connect (PLLVDD/PLLVSS)
 Preroute => Derive PG Connection...

Manual connect	Check
Power net	PLLVDD
G <mark>round n</mark> et	PLLVSS
P <mark>ower pin</mark>	AVDD
G <mark>round p</mark> in	AVSS

Derive Power Ground Connection	
C Auto connection	
□ Create power/ground nets from UPF supply nets	
Perform both power and tie connections	
Show detail connection information	
Resolve any hierarchical pg netlist conflicts with upf	
<u>Manual connection</u>	
Power net: PLLVDD	
Ground net: PLLVSS	
Power pin AVDD	
Ground pin: AVSS	
Create port: 🖸 None C Top C All	
Cells:	
Reconnect existing tie pins to appropriate power nets	
\Box <u>Reconnect power/ground pins with existing connection</u>	
Preserve existing connections of physical only cells	
OK Cancel <u>A</u> pply <u>D</u> efault <u>H</u> elp ▼	

9. Perform ADPLL IP PG net connect (PLLVDD/PLLVSS)

icc_shell> derive_pg_connection -power_net PLLVDD -ground_net PLLVSS \
 -power_pin VDD -ground_pin VSS -cells u_CORE/u_T90_ADPLL -reconnect



10. Create a block ring for ADPLL IP

Highlighted the ADPLL IP.





Nets	PLLVDD PLLVSS
Specified macros	u_CORE/u_T90_ADPLL
Left	Check
L <mark>eft Offse</mark> t	1
L <mark>eft Widt</mark> h	5
Left Layer	M4
Right	Check
R <mark>ight Offs</mark> et	1
R <mark>ight Wid</mark> th	5
R <mark>ight Lay</mark> er	M4
Top	Check
Top Offset	1
Top Width	5
Top Layer	M5
Bottom	Check
Bottom Offset	1
Bottom Width	5
Bottom Layer	M5
Others	Default

	Create Rings		
Rectilinear	Rectangular		
Nets: PLLVS	S PLLVDD	· ·	
Around —			
C Core			
Specifie	d macros C Specified as a Group C Except macros		
Macros:	u_CORE/u_T90_ADPLL		and the second se
C Region			
Coordin	nates		
Side	Offset Width Layer Extend		
🔽 Left	1 5 M4 (34) 🔽 🗖 Bottom 🗖 Top		100 M
Right	1 5 M4 (34) 🔽 🗖 Bottom Г Тор		
🔽 Bottom	1 5 📕 M5 (35) 🔽 🗆 Left 🗖 Right		
🔽 Тор	1 5 M5 (35) 🔽 Left 🗆 Right		COREAL TOD ADPL
	C Absolute offset		
	Offsets applied for DRC spacing		
L Ignore pa	rallel targets		
Create in	nermost core ring conservatively		
_ □ Use a <u>d</u> va	nced via rules		
Extend fo	r multiple connections for gap < 0.0		

Switch tab to "Rectangular" tab

11. Connect "PVDD1ANA/PVSS1ANA" pads to ADPLL block ring

Preroute => Preroute Instances...





Preroute instances configuration

At "Instances" section

Туре	Pad		
All except specified instances	check		
At "Primary routing layer" sect	ion		
Pin Check			
	F	reroute Instances	
Instances		Target directions	
Types: 🗖 Macro 🔽 Pad 🗖 Cover	Driver	🕫 Four sides Skip: 🗖 Left 🗖 Right	
C All except specified instances: C Specified	instances:	🗖 Bottom 🗖 Top	
u_CORE/u_T90_ADPLL	8 8 3	C Vias only Skip: T To lower layer T To upper layer	
Nets		Routing ratios	
Power Ground C Tieup Tiedown		Pad pin to pad boundary: 0.1	
C Power, Ground, Tieup and Tiedown		Boundary pad to top cell boundary: 0.05	
C Specified nets: 1-D Pin: 0.75		1-D Pin: 0.75	
Macro pin to macro boundary: 0.1			
Primary routing layer			
C Preferred: C Low & High Connect to pins at: C Centers		Connect to pins at: 6 Centers	
© Pin		C Low ends	
C Specified: Horizontal layer: M1 (31)		C High ends	
Vertical layer: M2 (32) / Routing width: 0.0 Offset: 0.0			
┌		Route pins on layers	
Rules: C All C Only pins on layer: M1		C All C Only pins on layer: 🕅 M1 🕑	
\square Extend to boundaries and generate pins \square Force	e	Skip pad pins touching pad side-boundaries	
🗖 Route small pins using wider dimensions 🗧 Use preset advanced via rules 📮 Route boundary coinciding edges only			
Extend for multiple connections Gap: 12			



12. Connect ADPLL PG pin to block ring

Preroute => Preroute Instances...

Туре	Macro	
Specified instance	check	
置		Preroute Instances
⊂ Instances Types: IF Macro IF Pa C All except specified instance	ad 「Cover 「Driver es: ⓒ Specified instances:	Target directions Four sides Skip: Left Right Bottom Top
u_CORE/U_190_ADPLL		Skip:] to lower layer] to upper layer
Nets Power Ground C Tieup Power, Ground, Tieup and T Specified nets:	Tiedown iedown	Routing ratios Pad pin to pad boundary: 0.1 Boundary pad to top cell boundary: 0.05 1-D Pin: 0.75 Macro pin to macro boundary: 0.1
Primary routing layer Preferred: C Low & H Prin Specified: Horizontal layer: Vertical layer:	igh	Connect to pins at: C Centers C Low ends C High ends Routing width: 0.0 Offset: 0.0
Special rules Rules: Extend to boundaries and gen Route small pins using wider of	erate pins	Route pins on layers C All C Only pins on layer: Image: Skip pad pins touching pad side-boundaries Inced via rules F Route boundary coinciding edges only
J Extend for multiple connection	15 Gap:]12	
PLLV PLLVS	DD- S- NP- S- S- S- S- S- S- S- S- S- S- S- S- S-	

13. Place other cells and then finish design.

Lab 5 (SKIP) Setup for SpyGlass Constraint File

- Change directory to lab 5
 Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_5
- 2. Open the SpyGlass in interactive mode Unix% spyglass

Bit Bit <th>Session Log 🗶 co</th>	Session Log 🗶 co		
Design Setup Cost ISST Up & Rtm Analyze (CSSUIIs ** Enter design files, set design-read options, run design-analysis, sed debug design file issues. M, Search M, Search dd Design Files Set files() M Design Files M, Search gr Add File(). M DE Files M DL Eireries M DL Eireries Getting Started X Velcome to Attenta Console Construction is included in and include in the output of the part o	Session Log 👱 Go		
Enter design files, set design-read options, nu design-analysis, and debug design file issues. M Search S	Session Log 🛓 Go »		
Ald Design Res Set Read Outcome Tran Design Read Add Selegn Res Set Read Outcome Trans Design Read Add Selegn Res Set Read Outcome Trans Set Read Outcome Tran	»		
Add File(s) * Debte File(s) More Actions * K HDL Files Getting Started X Welcome to Atrenta Console Contains in control to previous and prev	»		
HDL Files HDL Lervices HDL Lervices Getting Started X Velcome to Atrenta Console X Velcome to Atrenta Console X	»		
Getting Started X Welcome to Attenta Console Control on the work and will be available to use the factor of the start of the and will be available to the start of the start o	ed		
Getting Started x Welcome to Attenta Console Console Control to the set of th	ed		
Cetting Started × Welcome to Arrenta Console Console is a flow-based UI that guides how to use its features in an orderly manner. Settings like the input files and options are saved in a project file (y-m). If you aiready have a project file you may open it from the File>-Open Project Menu. If it is a saved in a project file (y-m). If you aiready have a project file you may open it from the File>-Open Project Menu. Console Flow Console Flow The first step in the flow and the one currently shown is Design Setup where design HDL is added and initially analyzed for syntax and structure. To begin, click on the I are 'Add File(s)' icon to add HDL files. Directories with pre-compile HDL files and Technology libraries can also be added. After adding design input, review the design read option settings and perform design Read-in to check your design. >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>			
Do not show this dialog again Close this window			
× Session Log			
echnical support: email supportSatrents.com or dial 1-866-ATRENTA.			
INTO: Setting default Language Mode to 'mixed'			
	Language Mode: Mix		



3. Reading design list

4.

Function tab	Add Design Files	
Source list	verilogfilelist.f	
Add Design Files	Import Source(s)	
👍 Import Source(s) 🗙 Delete File(s) More Actions 🕶	
	Open File 🗙	
Look In: 🗀 /	user/DSD/clhuang/TestCase/ADPLL_LAB_2012_Winter/LAB/L 🛓 💼	
□ negex	🗋 verilogfilelist.f	
File Name : Type :	verilogfilelist.f Open Source File(*.spp *.f *.list) Cancel	-
«	HDL Files	- <i>1</i>
File defines.v defines.v stifo.v compare.v compare.v dsp.v fsm.v myreg.v morey.v controller.v	Type Source Verilog Verilog	
Switch functio	on tab to "Set Read Options"	5

5. Setting language mode to "verilog"

Language Mode verilog

Add Design Files Set Read Options Run Design	Read	
F Show Common Options Only 🦪 Restore All Defaults		
	4	
Option Name	Value	
Language Mode		
Language mode	mixea 👱 🔹	
Top Level Design Unit	mixed	
Stop Design Unit(s)	vorilog	
Interpret Pragma(s)	veniog	
Interpret integrades within any product the school of	vnai	
Ignore VHDL code within pragma block translate	def	
Ignore VHDL code within pragma block 'synthesis'	ÍNH -	

6. Setting top module name

T <mark>op level</mark> Design Unit	processor1			
Top Level Design Unit		processor1	<u>±</u> •	
Chan Designe Unitée				

7. Switch function tab to "Run Design Read"



8. Saving project before read design

File => Save Project As => lab5 => Save

Save Current Project File X Look In: /user/DSD/clhuang/TestCase/ADPLL_LAB_2012_Winter/LAB/L Image: Content of the second se	
Look In: Auser/DSD/clhuang/TestCase/ADPLL_LAB_2012_Winter/LAB/L	
Þ	
P	
File Name : lab1.prj Save	
Type : Project File(*.prj)	

9. Reading design



Using PLL in Cell-Based Design / NARL CIC DSD DTS C. L. Huang

11. Switch function tab to "Select Goal" and select CDC methodology Goal => initial_rtl => cdc_verif => cdc_verif_base

Select Goal			
The second second			
Select Goal Central Setup Setup Goal			
Run Selected Goal(s): 1/179 Select G	oal(s): All, None 🗉	Run in Group Mode	e
Methodology: New_RTL GuideWare R	eference Methodology f	or New RTL Block d	evelopment
Goal	Setup Status	Run Status	Prereq. Goals
🖃 initial_rtl		Selected Goal(s):	
🗄 – lint			
🛨 – audit			
i – constraint			
l + - voltage_domain			
⊢ cuc_prep		Selected Goal(s):	
cdc_verif_base	Setup Recommended	Not Run Vet	initial_rtl/clock_reset_integrity/clock_reset_integrity
cdc_verif	Setup Recommended	Not Run Vet	initial_rtl/cdc_verif/cdc_verif_base
⊕- dft_readiness			
⊕ detailed_rtl			
⊞ rtl_handoff			
Image: p_handoff			

12. Switch function tab to "Setup Goal" and run setup wizard

Setup Goal	
Select Goal Central Setup Goal	
Setup for Goal : 'initial_rtl/cdc_verif/cdc_verif_base'	
Run Setup Wizard or edit/view settings directly	
Setup the goal for Analysis Run Either Run Setup Wizard to get step by step guidance on the settings, whic or Skip it to directly view/edit the list of s	ch the Goal Recommends you to adjust, iettings
Run Setup Wizard	Edit Settings Directly



13. Click "Next" and click "No" to run the basic setup.

× T × S	 * IOs: Need to be constrained so the boundary crossings are properly verified; typically you need to define the domain definition for the ports Tool setup: * Synchronization schemes: Configure the schemes based on your design styles; for example whether 2 flop synchronizers are sufficient or 3 flop synchronizers are needed on control 	2
Do you	u want to perform advanced setup?	
	Restart 🔶 Back 🔛 Next 🗸 Close	
	Session Log	
	Methodology: New_RTL_Language_Mode: Verilog	

14. Let SpyGlass identify everything!

Do you have any SGDC files	No
Do you want to import constraints from SDC files?	No
Identify potential clocks used in the design?	Yes
If you have SDC file(s) for a block, you can provide that to creating a SGDC file for that block and calling the SDC file sdc_data. For example: current_design <block-name></block-name>	the tool by using
 Do you have any SGDC files? Do you want to import constraints from SDC files? Identify potential clocks used in the design? 	 ✓ Yes ◆ No ✓ Yes ◆ No ♦ Yes ✓ No
🤣 Restart 🛛 🖨 Back 🖨 Next	✓ Close
Session Log	
Methodology: New_RTL	Language Mode: Verilog

15. Resolve blackboxes

File j	<u>E</u> dit <u>R</u> un <u>T</u> ools	: <u>H</u> elp		Atrenta C	onsole - labi.	prj *		l	
d	Design S	etup		G	oal Setup & Run		Analyze	Results	
F Ga	o to 'Central Setu;	o' and setup	Blackboxes.	Select a	🏘 Search		🛨 In Sessio	n Log 👤	Go ×
Select	Goal Central S	etup Setu	ıp Goal						
	Run Setup Proces:	s⊡+Hide	HDL Viewer						
»	Edit File	Help C	onstraints What's Ne Double-cl	ext lick on a m	nessage to see t	he related H	DL or other in	put file.	«
Aodule View	 C× Ret Probe C× Ret Probe Mext Load 	34	Indicator Selecting There are	r icons nez q a messaqe Spy no Blackbox	ct to a message with the right glass: Info ces to be displayed	indicate tha -mouse-butto x in the design	t additional d n will enable	ebug infc additiona —	HDL Navigat
2	Prev Load				ОК				°
	🔛 Reports >	View:	Msg Tree	Ŧ	Group By: Severit	· <u>+</u>		🕼 Advanced Se	earch
Results	→ C Add Tag C Delete Tag C Modify Tag		Ê Messag I ⊕—Ê II	e Tree (Total: 2 NFO:[2]	, Waived: 0)				
	and the second s								
					🧼 Restart	🖨 Back	: 📄 Next	V Clo	ose
×					Session Log				
Number of Reported Messages : 2 (0 error, 0 warning, 2 Infos)									

16. Setting clocks

Show clock trees and finalize clock definition interactively? Yes Description Clocks presented in the spreadsheet shown below are extracted from SDC/SGDC/design as requested previously. Here, you can analyze clock tree and tune clock definitions. Make sure you do the following in this stage: Remove improper clocks, such as clock candidates which are Show clock trees and finalize clock definition interactively (will run 0 Ves Skip Spyglass)? 🖕 Back 🧭 Restart 🧹 Close 'n Add clock(s) 🔚 Generate SGDC as... 📗 🚯 Modular Schematic 🛛 🚮 Incremental Schematic **Clock Sources** Domain Period Edge **Clock Con** Clock **Clock Type** processor1.clk1 processor1.clk1 Primary ? ? 1 \checkmark In processor1.clk2 processor1.clk2 ? ? Primary 1 \checkmark **Clock Cones Clock Cone** Instance Count Source clocks Mux Selects F:178 processor1.clk1 1 0 0 processor1.clk2 F:75 1 Clocks:2, Cones:2 🧭 Restart 🖕 Back ⇒ Next 🗸 Close

17. Click clock "processor1.clk1" first and then click "incremental schematic", you can see simplified schematic.



18. Click "Next" to generate sgdc file

SpyGlass Info X The sode File lah1_files/ede_sature clocks code is Generated Successfully	
OK	
Clock Cones	
processor1.clt1 F:178 <u>1</u> 0	Contract of Contract
Cicitica Comma	
Hestart Hestart Victore	
Validate clock constraints	
Verify clock setup? Yes	
Verify clock setup (will run Spyglass)? Ves Skip	/
Select Goal Central Setup Setup Goal	
Run Setup Process Elt Hide HDL Viewer	
>> Help autoresets.sgdc	
S New Probe Z Louble-click on a message to see the related HUL or other input	
B Reports > View: Msg Tree 👱 Group By: Severity 👱 Q	Advanced Search
Add Tag B B Collect Tag	
Ko Modify Tag	
internetional Sch Spreadstreit	
Waiver	
Restart 🖨 Back 🗭 Next	✓ Close
Session Log	
Number of Reported Messages : 7 (O error, O warning, 7 Infos)	
1	
<pre>1 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5</pre>	





21. Select one of messages and click "Incremental Sch" to see simplified schematic.



22. Click "Next" to next setup.



24. Verify reset is set correctly.

I	New File	Edit File: lab1_files/autoresets.sgdc	
I	Cut	<pre># Working Directory: /user/DSD/clhuang/TestCase/ADPLL_LAB_2012_Winter/LAB/Lal A Report Location : ./lab1/processor1/initial_rtl/cdc_verif/cdc_verif_base/: # SpyGlass Version : 4.5.1.3jp1 # Policy Name : clock-reset(4.5.1) # Comment : Generated by rule Reset_info01</pre>	
	📇 Paste	*	
I		***************************************	the second second
		*	
		current design "processor1" ##ASYNCHRONOUS RESETS## #DEFINITE RESETS: reset -name "processor1.rst" -value 0 ##SYNCHRONOUS RESETS## #DEFINITE RESETS: reset -sync -name "processor1.rst" -value 0	
		Restart A Back Next Close	

Using PLL in Cell-Based Design / NARL CIC DSD DTS C. L. Huang

25. IO port and clock domain relationship setup

	pro_our(6) top.ok_2
data_ir(1) top.ck_1	vra_our[5] top.ck_2 by Spy V
	Bestart Back Hith Mart Close

Ir	12		processor1.cik2	
0	the	er input	processor1.clk1	
С	licl	k in2 and	then select processor1.clk2	2
		in1 in2	processor1.clk1	
		rxd_i cts_i sio_ce	processor1.clk1 processor1.clk2	-

Click "Copy all" to copy all inferred clocks to actual clock

		Clear All	Copy All	Save Constraints
Input	Inferred Clock(s)		Actual C	ock
rst	-		-	
in_data[0:8]	-		-	
in1	processor1.clk1		processor1.	clk1
in2	processor1.clk2	±	proce	ssor1.clk2
rxd_i	processor1.clk1		processor1.	clk1
cts_i	processor1.clk1		processor1.	clk1
sio_ce	processor1.clk1		processor1.	clk1
sio_ce_x4	processor1.clk1		processor1.	clk1
din_i[0:7]	processor1.clk1		processor1.	clk1
re_i	processor1.clk1		processor1.	clk1
we_i	processor1.clk1		processor1.	clk1

27. Click "Next" move to SGDC file save setting.



	ect SGDC files from the list below dd SGDC File(s) Filename autoresets.sgdc cdc_setup_clocks.sgdc auto_case_analysis.sgdc	Optional: Create toplevel SGDC file for future reference Select an existing toplevel SGDC File from other location Create a new toplevel SGDC File Copy content in toplevel SGDC File instead of including file link. Overwrite existing content in the file.
Click "	Close" and save proje	ct
Ċ) Restart 🛛 🖨 Back	Next Close
_		
	<u>Edit Bun Tools Help</u> <u>New Project</u> <u>Open Project</u> <u>Glose Project</u> <u>Save Project</u> <u>Save Project As</u> <u>Project Properties</u> <u>1</u> TestCase/ADPLL_LAB_2012 <u>Exit</u> <u>Design Clocks</u>	Ctrl+N Ctrl+O n Ctrl+S Winter/LAB/Lab1/lab1.prj Ctrl+Q T Serect ontow

Lab 6 (SKIP) Clock/Reset integrity check

- Change directory to lab 6
 Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_6
- 2. Open the SpyGlass in interactive mode

<mark>Unix% spyglass</mark>

Attents Console - Untitled:2.pr/ Deliging Stup Contention & Attents Console - Untitled:2.pr/ Deliging Stup Contention & Attents Console - Untitled:2.pr/ Enter adapting, etcl adapting depend, and adeap depending the inset. Mol Design Stup Contention & Attents Console Attents Console File Attent Console File Attent Conso					
PE Set Bon Dear bybe Design Seture Conside Seture for any endage and design for taxes. Image: Seture for any endage and design for the seture for any endage and design for the seture for any endage and design for any endage any endage any endage any endage any endage and the seture for any endage a		Atrenta Console -	Untitled-1.prj		_ = ×
Obsign Statup All Design Ad Dum All Design Status All sector All Sector All Sector All Design Status All sector <	<u>File Edit R</u> un Iools <u>H</u> elp				
	Design Setup	Goal Setup & Run		nalyze Results	
K HOL Drive Nor Actions K HOL Literate x	Enter design files, set design-read option	ns, run design-analysis, and debug design file issues.	PA , Search	🛓 n Session Log	± 60 ×
Add Fin() Add Fin() More Atome HOL Files If the set of	Add Design Files Set Read Options Run	Design Read			
Image: second	🖶 Add File(s) 🏺 Import Source(s)	Celete File(s) More Actions -			
Image: Construction of the second	«	HDL Files *	* HDL Libra	ries	» [
K Cetting Started x Welcome to Attenta Console Console is a flow-based UI that guides how to use its features in an orderly manner. Settings like the input files and options are saved in a project file ("pti)". If you already have a project file you may open it from the File->Open Project Menu. If we design the four and project file ("pti)". If you already have a project file you may open it from the File->Open Project Menu. Console file The first step in the flow and the one currently shown is Design Setup where design HDL is added and initially analyzed for syntax and structure. To begin, click on the 'Add File(s)' icon to add HDL files. Directories with pre-compile HDL files and Technology libraries can also be added. After adding design input, review the design read option settings and perform design Read-in to heck-lyour design. Once satisfied with the design setup move on to the next flow step by clicking on Good Setup & Run In this step, select design goals from a list and be guided to provide design intent information needed for the goal. After Goal Setup & Run, the final step is to run the analysis and debug the results. Close this window In this step, select design goals from a list and be guided to provide design intent information needed for the goal. After Goal Setup & Run, the final step is to run the analysis and debug the results. Get to this step by clicking on form a list and be guided to provide design intent information needed for the goal. Image: Setup & Run Image: Do not show this dialog again Close this window					
Close satisfied with the design setup move on to the next flow step by clicking on Good Setup & Run In this step, select design goals from a list and be guided to provide design intent information needed for the goal. After Goal Setup & Run, the final step is to run the analysis and debug the results. Get to this step by clicking on Analyze Results Do not show this dialog again Close this window Session Log Technical support: email supportSettenta.com or dial 1-666-ATRENTA. Thro: Setting default Language Mode to 'mixed'	»	Cetting S Welcome to Attenta Console Console is a flow-based UI that guides how to use its feature are saved in a project file ("rot"). If you already have a projec Otherwise, Console is ready to use with a new project file stat Console Flow The first step in the flow and the one currently shown is initially analyzed for syntax and structure. To begin, click on the Are add File(s)' Icon to add HDL f Ibraries can also be added. After adding design input, review Read-in to check your design.	tarted s in an orderly manner. Settings like the input files or file you may open it from the File->Open Project red for you. Design Setup where design HDL is add les. Directories with pre-compile HDL files and Tec the design read option settings and perform design	x and options ciffied ed and thrology m	
* Sesson Log Technical support: email support9atrenta.com or dial 1-066-ATRENTA. * * INFO: Setting default Language Mode to 'mixed' *	No SG	Once satisfied with the design setup move on to the next flow In this step, select design goals from a list and be guided to After Goal Setup & Run, the final step is to run the analysis a Get to this step by clicking on Analyze Results Do not show this dialog again	r step by clicking on <u>Goal Setup & Run</u> provide design intent information needed for the go nd debug the results. Close	al. this window	
Session Log Technical support: email supportRatrenta.com or dial 1-866-ATRENTA. INFO: Setting default Language Mode to 'mixed'			1		
Technical support: email supportBatrenta.com or dial 1-066-AINENTA.	*	Se	ssion Log		
	Technical support: email suppo	rt%atrenta.com or dial 1-866-ATRENTA. uage Mode to 'mixed'			Ā
Lingage Mode: More				Lan	juage Mode: Mixed



3. Loading project

	51 3		_			
Proj	ect file name	Lab6.prj				
	<u>File</u> dit <u>F</u>	<u>R</u> un <u>T</u> ools	<u>H</u> elp			
4	<u>N</u> ew Pro	ject			Ctrl+N	E
<u>^</u>	🍃 <u>O</u> pen Pr	oject			Ctrl+0	P
	<u>C</u> lose Pr	oject				bu
T I	Bave Pro	oject			Ctrl+S	F

		Open Project File	×
	Look In:	🗂 /user/DSD/clhuang/TestCase/ADPLL_LAB_2012_Winter/LA	B/L 🛨 🖻
r.	🔲 Rege>	:	
Á	<u> </u>	💼 lab2 🛛 💼 lab2_files 🛄 lab2.prj	
1			
	File Name	Iab2.prj	Open
	Type :	Project File(*.prj)	Cancel

4. Switch function tab to "Select Goal"



5. Select new goal "clock_reset_integrity"

Goal	list
------	------

7.

clock_reset_integrity/clock_reset_integrity	Check
cdc_verif/cdc_verif_base	Check
Others	uncheck

Select Goal Central Setup Setup Goal				
🜔 Run Selected Goal(s): 2/179 Select Goal(s): All, None 💷 Run in Group Mode				
Methodology: New_RTL GuideWare Reference Methodology for New RTL Block development				
Goal	Setup Status	Run Status	Prereq. Goals	
⊞- audit └- clock_reset_integrity		Selected Goal(s):		
	Setup Recommended	Not Run Yet		
clock_reset_integrity	Setup Recommended	Not Run Vet		
⊕ - constraint				
i∰ – voltage_domain I I∓I- cdc prep				
		Selected Goal(s):		
— 🔳 cdc_verif_base	Setup Done	Run Complet	initial_rtl/clock_reset_integrity/clock_r	
cdc_verif	Setup Recommended	Not Run Vet	initial_rtl/cdc_verif/cdc_verif_base	

6. Highlight the "clock_reset_integrity" goal and switch function tab to "Setup Goal"

			oetup necommenaeu	Hothan For		
		clock_reset_integrity	Setup Recommended	Not Run Vet		
	🛱 - constrai	nt				
_						
Ŭ Se	etup Goal					
Run	Setup '	Wizard for setup "cloo	ck reset into	egrity" go	al	

Setup the goal for Analysis Run	
Either Run Setup Wizard to get step by step guidance on the settings, which the Goal Recommen or Skip it to directly view/edit the list of settings	ds you to adjust,
Run Setup Wilzard	Edit Settings Directly

8. Click "Next" to next step

CDC Setup Manager provides a step-by-step guidance verification. This helps in faster CDC verification with fer	to set up various co wer violations thereb	nstraints and para / providing reliat	umeters for CD le results.	с
During the setup process, a set of SpyGlass Design Col hat will be integrated to your current project. At the end wish to use for final CDC verification.	nstraint (SGDC) will k I of setup you will be	e generated alor prompted to cho	g with some p ose constraint	arameters files you
This setup manager provides a user-friendly interface w	/ith:			
* Dynamic help which includes clickable help and	tool-tip help on each	and every stage	of setup man	ager
* Setup requirements illustrated in graphical format				
* Any setup issues reported as a rule violation; me	ssages and debug w	indow where viol	ations can be	analyzed
* Violation and debug window for the current setup) goal			
* Interactive Q&A that help proceed through the se	etup			
The progress indicator just shows how far in the set completeness of the setup. Lack of clocks (or flops r setup manager will lead to low quality setup. The pro left corner of this window.	tup process you are. not receiving clocks), ogress and quality ar	The quality metric lack of case-and shown as perce	c represents th dysis, or skipp entage number	ie iing steps of 's in lower
	Restart	Back	Next	↓ Close
	Restart	Back	Next	Close
Perform basic setup	Restart	Back	Next	 ✓ Close
Perform basic setup	Restart	Back	Next	✓ Close
Perform basic setup Do you want to perform advance se	Restart etup? No	Back	Next	 ✓ Close
Perform basic setup Do you want to perform advance se	etup? No	Back Back	Next	↓ Close
Perform basic setup Do you want to perform advance setup	etup? No	Back Back	Next	

10. Let SpyGlass identify everthing!

Do you have any SGDC files?	Yes	
Do you want to import constraints from SDC files	No	
Identify potential clocks used in the design	No	

	* Automatic identificatio	a of elocke from upur doeign-	
	Do you have any SGDC files?		🔶 Yes 🕹 No
	👔 Do you want to import constra	nts from SDC files?	🕹 Yes 🔶 No
-	Identify potential clocks used	n the design?	🗸 Ves 🔶 No
		🤣 Restart 🖉 🖨 Back	Next 🗸 Close
		Session Log	

de n

11. Click "Next and check every SGDC file is setting correctly.

<pre> autoresets.sgdc Enabled for Goal autoresets.sgdc Enabled for Goal God_setup_clocks.sgdc Enabled for Goal auto_case_analysis.sgdc Enabled for Goal auto_case_analysis.sgdc Enabled for Goal Cut # Cut Copy Policy Name : clock-reset(4.5.1) Copy Policy Name : clock-reset(4.5.1) Copy Poste # Purpose:</pre>	File	Status	Source	New File	**************************************
	File Autoresets.sgdc Cdc_setup_clocks.sgdc auto_case_analysis.sgdc	Status Enabled for Goal Enabled for Goal Enabled for Goal		→ Save Save As → Print → Cut ← Copy ← Paste	<pre># This file has been generated by SpyGlass:</pre>

12. Clock setup

Show clock tree and finalize clock definition interactively? Yes


13. Click "Next" and perform verify clock setup.

Verify clock setup? Yes			Vi	es Skip
Select Goal Central Setup Goal				
● Run Setup Process				(
Reports > View: Msg Tree	v <u>t</u>	Advanced Search	» Help	Open in Browser
Add Tag Delete Tag Modify Tag Modify Tag Modify Tag Modify Tag Modify Tag Moverney to the second secon			What's Next 1. Double-click on a mess related HDL or other input indicator icons next to a m that additional debug infor available. 2. There are reports and a debugging utilities availat the message display below Selecting a message with right-mouse-button will en functions to manage the m	sage to see the title. nessage indicate mation is additional ble on the left of w the help. the able additional nessage.
		🧑 Restart	🖨 Back 🖨 🖨 Next	✓ Close
14. Click "Next" and skip reset setup Edit and complete reset constraints	s? Skip			/
Edit and complete reset constraints?				Yes Skip

15. IO port setup

Edit and	l complete IO Dom	ains? Yes
Input	Inferred Clock(s)	Actual Clock
In2	processor1.clk2	processor1.clk2
Others	Default	Copy from inferred clocks column

16. Click "Next" and finish setup.





18. Click "Finish" and finish closure

Review the quality of setup and improve setup?	Ves Skip
	Restart 🖉 Back 🔛 Next 🗸 Finish
Session Log	
Design Setup Goal Setup Goal Setup Go to 'Central Setup' and setup Blackboxes. Select a design goal for analysis, and add setup inform Select Goal Central Setup Setup Goal	& Run Analyze Results
Review / Edit the Constraints and Parameters to be applied to the Goa(s)	
Setup Summary for Goal : 'initial_rtl/clock_reset_integrity/clock_reset_integrity'	
Add SGDC File(s) X Delete File	Show: Recommended Parameters 🛓 📲 Restore Defaults
File Status Source Image: Status Source Image: Status Enabled for Goal Image: Status Image: Status Image: Status Image: Status	Parameter Value
Restore Goal settings 💮 Import Goal Settings	Select Goal(s)
*	Session Log
	Methodology: New_HTL_Language Mode: Verilog

19. Save project



20. Analyze goal



21. Click "Run goal" to run target goal



22. In the "Msg Tree" tab of the message window, group messages by "goal"



23. Expand the "clock_reset" integrity" goal folder and then expand the "Reset_check04" rule folder.

iew:	: Msg Tree 🛓 Group By: Goal 🛓 🖓 Advanced Search	.][*
Ξ	😑 Message Tree (Total: 8, Waived: 0)	Į.	Viev
		l li	_
	🖕 🖵 Goal = initial_rtl clock_reset_integrity clock_reset_integrity:[6]		Res
	□ WARNING:[1]		Rep
	📙 Reset_check04 [1] : Flags same reset signals being used asynchronously as well as synchronously for		sigr
	□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □		use asv
	Asynchronous reset "processor1.rst" (at "processor1.hs.inst_req_1.req") is used synchronously (at "processor1.rx_fifo.gb"),//designA/design/fifo.v, 72		wel
	INFO:[5] INFO:[5] Goal = "initial_rtl/clock_reset_integrity/clock_rese	egrity	/" IVIE

24. Double-click the "WARNING" message. The "Help" window tells us the reset signals that are used asynchronously as well as synchronously for different flip-flops.



25. Invoke incremental schematic by pressing hotkey <i> and you will see 2 flip-flop fed by reset signal in different modes.



[Tips]

If it warning message is being don intentionally in design then it's OK and a waiver should be added for this violation, else, it is recommended to decide on a uniform reset strategy and stick to it.

Lab 7 (SKIP) Performing metastability checks

- Change directory to lab 7
 Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_7
- 2. Open the SpyGlass in interactive mode Unix% spyglass

Atrenta Console	- Untitled-1.prj	>
Elle Edit Bun Iools Help		
Design Setup Goal Setup & Rt	n Analyze R	tesults
Enter design files, set design-read options, run design-analysis, and debug design file issues.	#9 , Search	🛓 in Session Log 🛓 Go >
Add Design Files Set Read Options Run Design Read		
🖗 Add File(s) 🏺 Import Source(s) 🗙 Delete File(s) More Actions 🕶		
HDL Files	HDI Ubrarias	
		<i>»</i>
Getting	Started	×
Welcome to Atrenta Console Console is a flow-based UI that guides how to use its featu are saved in a project file (rpl). If you already have a pro Otherwise, Console is ready to use with a new project file s	res in an orderly manner. Settings like the input files and opti ect file you may open it from the File->Open Project Menu. tarted for you.	ions cified
Console Flow		
The first step in the flow and the one currently shown is	Design Setup where design HDL is added and	
initially analyzed for syntax and structure.		
To begin, click on the $ extsf{w}$ 'Add File(s)' icon to add HDL libraries can also be added. After adding design input, revii Read-in to check your design.	files. Directories with pre-compile HDL files and Technology w the design read option settings and perform design	
Once satisfied with the design setup move on to the next fil	w step by clicking on Goal Setup & Run	
In this step, select design goals from a list and be guided to	provide design intent information needed for the goal.	1
After Goal Setup & Run, the final step is to run the analysis Get to this step by clicking on Analyze Results	and debug the results.	cified
Do not show this dialog again	Close this win	ıdow
	-	
*	Session Log	
Technical support: email support@atrenta.com or dial 1-866-ATRENTA.		2
INFO: Setting default Language Mode to 'mixed'		
		Language Mode: Mixed

3. Open project

Open project		
Project file name Lab7.prj		
<u>Fi</u> le <u>E</u> dit <u>R</u> un <u>T</u> ools <u>H</u> elp	and the second se	
<u>N</u> ew Project	Ctrl+N	
🖞 🗁 Open Project	Ctrl+O	
<u>C</u> lose Project	pud:	
7 📙 <u>S</u> ave Project	Ctrl+S	

4. Switch run goal to "verif_base/cdc_verif_base"



5. In the message tree view, double-click the ERROR folder.

Add Tag Add Tag C Add Tag Delete Tag Modify Tag Modify Tag Modelan Sch Incremental Sch Incremental Sch	Wew: Msg Tree Image: Cool intervention of the state of the s

6. Select the "Ac_unsync01" message and right-click. In the context window, select the "Open Spreadsheet..." option. And then, you will see the spreadsheet viewer.

🔛 Reports >	View: Msg Tree 🛓 Group By: 0	Goal	🚭 Advanced Search
Add Tag C Delete Tag Modify Tag	Message Tree (Total: 40, Waived: 0) Message Tree (Total: 40, Waived: 0) Message Coal = <notemplate>:[2] Message Coal = verif_base[cdc_verif_base Message Coal = verif_base[cdc_verif_base Message Coal = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 =</notemplate>	[38]	unized crossings for scalar signals
Moskin Sch brzenisti Sch Spreadsheet Weiver		Dpen Node Help Open SpreadSheet Edit Parameters Copy Save Message List	onized crossing for vector signals
	M	Waive All Messages Of Selected Rule(s) Tag	
		Preferences	Session Log

	لح	lala C	·	-to-ke					
	1			Spre	adsheet Viewer	- Ac_unsync01.c	sv (ReadOnly)		
		File V	iew 1	fools					Help
2			AZ V	🗑 🖳 👿 🔽 🗸			4	۹. 🗌	390,
		*	Show	Header					
			<u> </u>	value=					
			A	В	С	D	E	F	G
			ID	SOURCE	SOURCE CLOCK	DEST.	DEST. CLOCK	REASON	TAL SOURCE
		1 🔍 🗆 🕻	<u>5</u>	processor1.in2	processor1.clk1	processor1.inSlow	processor1.clk2	No valid synchronizer used	1
		2 🍋 l	<u>6</u>	processor1.inFast	processor1.clk1	processor1.out	processor1.clk2	No valid synchronizer used	1

[Tips]

Click any column will sort that column, for example you may like to sort source or destination in a real design scenario.

7. Since hierarchical signal names are often longer and may not be visible in spreadsheet cell, default the name are LEFT justified, but you can change it. View => Configure Column Text Alignment"



8. Let's scroll over to the left of the viewer, in the first column, there is an ID field, click the first entry in this field. Notice that the corresponding message in the message tree view of the CONSOLE as well as the line of code in the RTL view is being high-lighted.





9. You can use spreadsheet viewer to interactively to apply cdc_false_path on a crossing

Click the cell to select the particular path

SOUCE

Processor1.InFast D G ID SOURCE SOURCE CLOCK DEST. DEST. CLOCK REASON ITAL SOURCE No valid synchronizer usec processor1.in2 processor1.clk1 processor1.inSlow processor1.clk2 processor1.clk1 processor1.inFast processor1.out processor1.clk2 No valid synchronizer us1

Click the "C" button to set cdc false path

Spre	adsheet Viewer	- Ac_unsync01.cs	sv (ReadOnly)
<u> </u>	🕑 🛃 💹	T	
Cess that an	create cdc_false_pa clicking the left mou at at least one column to be created is hig	ath constraint(s), select se button and dragging n in each row for which hlighted and then click	the violation(s) the mouse so the constraint(s) on this button.
25		DECT	

Select "Source FF, Dest FF" and click "OK"



		SGDC Const	traint Editor		
Belect Con	straint Type: cdc_false_	path 👤			
i Net:	:				Bit Select
	G	onstraint Arguments		Gear 🗙 🛛	Preview Constraint
funna					
-Iruiii					
-to					
	•				Hein
N		Comment			
					path
	Conorato	Edit	Undato	•	_pa
			Upuate	<u> </u>	
Constraint	s List:		Sh	owina Pa 1/1	Pa. Size
				·····g · · g · · · <u>·</u>	
 (cdc_false_path -from "	processor1.inFast" -to "pr	ocessor1.out"		î 🛒
					\\ 🗹
4					
Constraint	File: processor1.sgdc				🛨 🗁 Edit File 🖑
	Append	Ap	pend & Run		Close

cdc_false_path will be generated in constraints editor

Finally click "Append & Run" to update the constraints file and run the analysis.

Generate 🐺	Edit 合	Update 📢	
:s List:		Showing	Pg 1/1 () Pg. Size
cdc_false_path -from "processo	r1.inFast" -to "	processor1.out"	
File: processor1.sgdc			Edit File
Append		Append & Run	Close
Indify Tag		Append and run Sp	oyglass with new commands
	1		
Append & Run Sp Succesfully appended the constrain Tourse	Run Spy This would a to the Do Yes yGlass Info as in the file pro	glass & Apply Constrain append the generated constrain file and rerun the spyglass you want to continue?	

[Tips]

If you have more paths to be set cdc_false_path on, repeat the above steps.

10. Open the "Ac_unsync02" rule folder.

🔚 Reports >	Mew: Msg Tree 📃 Group By: Goal 🛓 🖓 Advanced :	Search.
Add Tag Content Tag Modify Tag Modulat Sch Spreadsheet Waiver Waiver	Message Tree (Total: 39, Waived: 0) B	

[Think about it]

What's the "Ac_unsync02" rule?

11. Right-click on "Ac_unsync02" folder and select "Open Spreadsheet"



- 12. In the "DEST" column locate "top.processor1.inst_p.rx_data2_q[3:0]" and click on "ID" to open violation spreadsheet and at the same time it will also cross-probe to Msg tree.
 - DEST. top.processor1.inst p.rx data2 q[3:0] Spreadsheet Viewer - Ac_unsync02.csv(ReadOnly) File View Tools Help 😑 | 😤 🛒 🖳 🖸 🗲 🖌 | 🔡 🖾 🔟 📰 三 **#0** 3 🕑 🥑 × Show Header ✓ value= processor1.inst_p.rx_data2_q[3:0] D4 D В ID SOURCE SOURCE CLOCK DEST. DEST. CLOCK REASON 1 🖉 🗍 processor1.tmp_data[0]_processor1.clk1 processor1.out_data[0] No valid synchronizer used processor1.clk2 processor1.clk2 2 🌒 🗐 processor1.inst_p.tx_dataprocessor1.clk1 processor1.inst_p.rx_data3_q[0] No valid synchronizer used rocessor1.clk1 3 🖉 🏹 processor1.inst_p.tx_dap processor1.inst_p.rx_data2_q[3:0] processor1.clk2 Only sources merge on r processor1.clk1 MSG_GRP_TAG = 9 (Instance based merging) Spreadsheet Viewer - Ac_unsync02.csv (ReadOnly) esign Setup View Tools ug design issues 🖂 | 🖉 🕱 😼 🕱 🗲 🗸 | 🗈 🛐 📖 🕱 💓 **M**, 3 9 0 _base/cdc_verif_base ± ⊡† Hi AΔ ± value= C protocol_sync.v processor1.sgdc protocol_sync.v (2) SOURCE ncessor1.tmp_data[0] pro SOURCE CLOCK DEST. CLOCK // Receive block always@(posedge ackclk) rx_data_q <= sel_rx_q ? (tx_data_q & rx_valid) ID REASON No valid synchroni DEST. processor1.out_data[0] 1 📽 🗐 🙆 2 📽 🗐 9 3 📽 🗐 🖸 ta3_cm cessor1.inst p.rx data2 of always@(posedge ackclk)
 rx_data1_q <= rx_valid ? (tx_data1_q) : rx_st</pre> always@(posedge ackclk) 62 63 64 65 66 67 wire rx_data_new; assign rx_data_new = {(!rx_valid & tx_data4_q[Spreadsheet Viewer - ac unsync 04.csv (ReadOnly) always@(posedge ackclk)
 rx_data3_q <= (rx_data_old | rx_data_new);</pre> View Tool 🚊 | 🥙 🕱 🖳 I 🗈 🔝 🗶 💓 m, 3. 9. 0 Tree I Group By: Goal view: Msg Tree ± 🛨 value= G Morek Doma D E Failure Reason Synchronization Scheme Goal = verif_base|cdc_verif_base:[37] ╘ Signal Name Failure Reason Syn processor1 inst_p.rx_datsunsynchronized destination X. processor1 inst_p.rx_dat;Only sources merge on muN A. processor1 inst_p.ix_dat;Only sources merge on muN A. processor1 inst_p.inst_pujN.A. Com Clock Name: asor1 clk2 ERROR:[4 ≟____©___M⊅ ≁c_ı es: Groups: 1 Tota es: Groups: 3 Tota 4 D processor1.clk _____N + / Qualifier (detected) Conventional multi-flop foprocessor1.clk2 Unsynchronized Crossing: destinatio flop processor1.tmp_data[0], clocked Sources: 1 (Number of source domain **e** - D-**1** synchronized Crossing: d Le d
- 13. At the spreadsheet viewer "ac_unsync04.asv (ReadOnly), click "incremental Sch" icon to debug.

		Spreadsheet Viewer - ac_unsync_04.csv (Rea	adOnly)
ł	File View Tools		
	📃 I 🖉 🕵 🖳		<u>í</u> k
	Show Header	Copen Incremental Schematic	

[Think about it]

The failure reason it seems that MUX inputs are fed by asynchronous source. But why "rx_data2_q" is reported as unsynchronized? (HINT: Double clock the MUX input!)

[Tips]

SpyGlass, by default, reports all such crossing as unsynchronized/metastable. Apply a "cdc_false_path" constraint on paths that are having exception such as static or test or debug logic.

14. In the spreadsheet for "Ac_unsync02" rule violation locate destination "top.processor1.inst_p.rx_data3_q[3:0]" in "DEST" column

						=	
			Spre	adsheet Viewer - Ac_uns	nc02.csv (Read	iOnly)	
File	View 1	ools					
×	Show	Header					
D3	<u>+</u>	value= processor1.inst_p.rx_c	lata3_q[0]				
	A	В	C	D	E	F	
	ID	SOURCE	SOURCE CLOCK	DEST.	DEST. CLOCK	REASON	
1 🔍	Д <mark>6</mark>	processor1.tmp_data[0]	processor1.clk1	processor1.out_data[0]	processor1.clk2	No valid synchronizer used	
2 🖉	д <mark>9</mark>	processor1.inst_p.tx_data4_q[0]	processor1.clk1	processor1.inst_p.rx_data3_q[0]	processor1.clk2	No valid sunchronizer used	
3 🖉	Я <mark>С</mark>	processor1.inst_p.tx_data2_q[3:0]	processor1.clk1	processor1.inst_p.rx_data2_q[3:0]	``processor1.inst_p.rx	_data3_q[0] pins	
					MSG_GRP_TAG = 8	(Instance based merging)	
	-		_		1		

15. Click on the "ID" field and you will see this will cross probe the violation in schematic/Msg Tree, also a violation spreadsheet will open.



16. As you can see above reason of failure is "No valid synchronizer" used, which means tool is unable to find any synchronizer or synchronized control line. Also tool is also showing a potential qualifier for this crossing.

			1 11 1				
Í			Spre	adsheet Viewer - ac_unsync_03	B.csv (ReadOnly)		
ra	File	View T	ools				Help
ſ		AZ	🕵 🖳 🛃 🔂		M		90
i	*	Show I	Header				
	D3	<u> </u>	value = No valid sy	nchronizer used			
E.		A	В	С	D	E	F
		chemat	Туре	Signal Name	Failure Reason	Synchronization Scheme	lock Name
g	1 🔍	А <u>б</u>	Destination flop	processor1.inst_p.rx_data3_q[0]	unsynchronized destination	N.A.	processor1
H.	2 🔍	А <mark>б</mark>	Source flop	processor1.inst_p.tx_data4_q[0]	No valid synchronizer used	N.A.	processor
	3⊅≻	7	Potential Qualifier	processor1.inst_p.inst_pulse_sync.data_meta	N.A.	Conventional multi-flop fo	processor1
		_		otential Qualifier			

17. Locate the "Potential Qualifier" at "Type" column and click on the "ID" field to cross-probe to schematic and open "Incremental Sch" window.



[Think about it]

From the schematic it seems qualifier is a double flip-flop synchronized signal and gating the source on AND gate. There is potential qualifier shown for "rx_data3". If as a designer you accept this potential qualifier then what is the risk you are taking?

(HINT: Trace fan-in of OR gate which comes in between crossing, no asynchronous source should feed into OR gate other input)

- 18. Close all the spreadsheet viewer and incremental schematic windows.
- 19. To check the reset synchronization, double-click the "Reset_sync01" rule folder (under the Warning folder). You will see violation reported for the reset signal "rst".

ł	🔛 Reports >	View: Msg Tree 🛓 Group By: Goal 🛓	Advanced Searc
	C Add Tag	H Guar = <nu remplate="">.(2)</nu>	
	😿 Delete Tag	ERBOR:[4]	
	🗭 Modify Tag	E Checks unsynchronized crossings for scalar signals	8
		💾 — — — — — — Ac_unsync02 [Messages: Groups: 3 Total: 3] :Checks unsynchronized crossing for vector signals	3
	Incremental Sch	WARNING:[5]	
	Spreadsheet	■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■	
	了 Waiver	E Clock_sync09 [1] :Reports signals synchronized more than once in the same clock domain	
		E Reset_sync01 [1] :Reports asynchronous reset signals which are not de-asserted synchronously	
		Reset signal 'processor1.rst' for flop 'processor1.tmp_data[0] is not synchronously de-asserted to clock signal 'processor1.ck1'/./design/brocessor1.v. 280	relative
		I INFO:[28]	
	_		

[Tips]

The rule "Reset_sync01" checks an asynchronous reset, should be synchronously de-asserted, relative to the clock. If an asynchronous reset is NOT synchronously de-asserted, the it may cause the following problems:

- Violation of the reset recovery time.
- Reset removal happening in different clock cycles for different sequential elements.

Synchronization helps reduce such possible problems in the design. We can achieve synchronization by various means. A simple approach is to pass the reset through a metastability structure.

- 20. Let us assume that the reset synchronization is coming from a reset synchronizer block which is NOT part of this design. If this is the case, then you will see the messages reported for all occurrences where a reset is NOT asynchronously asserted and the synchronously de-asserted. There messages could be considered as NOISE. One way to prevent SpyGlass from reporting these messages is to apply an input constraint on the reset port and associate it to a clock.
- 21. Double-clock the message for flip-flop "processor1.tmp_data[0]" in the "Reset_sync01" rule folder for "top.rst" and invoke the "Incremental Sch".





22. The message report that the reset signal is NOT being synchronously de-asserted relative to clock signal "clk1".



23. Let us apply an input constraint on the "rst" pin. At "Atrenta Console" window, expand the "Module View" by click ">>"



24. Switch Show type to "Constraints View".





current_design "processor1"
cdc_false_path -from "processor1.inFast" -to "processor1.out"

26. Edit the "processor1.sgdc" constraint file by pressing the hotkey **<e>**. This will open the file in the editor window. Uncomment the line with input declared.





27. Rerun the selected gaol



28. No further "Reset_sync01" messages are being reported for "rst" with respect to "clk1".

	🛃 Reports >	View: Msg Tree 📃 Group By: Goal	🖓 Advanced Search
	💭 Add Tag	ERROR[6]	
	😿 Delete Tag	0 — C WARNING:[5]	
<i></i>	🧭 Modify Tag	Clock_info18 [1] :Reports unconstrained ports summary	
sult		■ —	
Be	Modula Sch		
	🚱 incremental Sch		ock domain
	📖 opreadatiset		_
	🍸 Waiver		N
		PI	

[Think about it]

If an input is registered in more than one clock domain, it will definitely be asynchronous with at least one of the clocks. Therefore, a synchronizer is required on at least on flop. The "Clock_sync05" rule is designed to flag these situations. Now, can you tell why primary input signal "in2" reported as "Clock_sync05" warning?

(HINT: Use the Msg Tree tab and Incremental schematic.)



Lab 8 CDC functional verification

- Change directory to lab 8
 Unix% cd ~/ADPLL_LAB_2012_Winter/LAB/Lab_8
- 2. Open the SpyGlass in interactive mode

	Atrenta Console - U	Jntitled-1.prj	
<u>File Edit R</u> un <u>T</u> ools <u>H</u> elp			
Design Setup	Goal Setup & Run	Analyze Results	
🖤 Enter design files, set design-read option	is, run design-analysis, and debug design file issues.	🙀, Search	🛓 in Session Log 🛓 Go 💈
Add Design Files Set Read Options Run	Design Read		
🖶 Add File(s) 🔮 Import Source(s) 🔉	X [*] Delete File(s) More Actions ▼		
«	HDL Files *		» [
× No SG	Cetting Sta Welcome to Atrenta Console Console is a flow-based UI that guides how to use its features are saved in a project file (*.pri). If you already have a project Otherwise, Console is ready to use with a new project file start Console Flow The first step in the flow and the one currently shown is initially analyzed for syntax and structure. To begin, click on the 'Add Flie(s)' Icon to add HDL file libraries can also be added. After adding design input, review to Read-in to check your design. Once satisfied with the design setup move on to the next flow s In this step, select design goals from a list and be guided to pr After Goal Setup & Run, the final step is to run the analysis and Get to this step by clicking on Analyze Results Do not show this dialog again	vitted × in an orderly manner. Settings like the input files and options: file you may open it from the File->Open Project Menu. ed for you. Design Setup where design HDL is added and ess. Directories with pre-compile HDL files and Technology the design read option settings and perform design step by clicking on Cost Setup & Run ovide design intent information needed for the goal. d debug the results. Close this window	cified «
 Technical support: email support 	sess rt@atrenta.com or dial 1-866-ATRENTA.	ion Log	
INFO: Setting default Lang	uage Mode to 'mixed'		5
			Language Made: Mixed

3. Open project Project file name Lab8.prj 4. Once you've cleaned up all the metastability issues, you are now ready to perform advance CDC checks on the design, such as Reset verification, FIFO/Handshake verification, etc. Click the drop down selection to load results of "cdc_verif" goal.



[Think about it]

In addition to performing structural checks SpyGlass CDC will perform some functional checks using formal engines to verify the design functionality. Even if your synchronization schemes are in place, how sure can you be that they are functioning as expected? For example you have implemented a FIFO synchronizing scheme, how can you be sure that FIFO does not under-run or overflow? You have implemented some control logic which makes use of a gray code counter. How sure can you be that the behavior is as expected?

[Tips]

Make sure you do NOT have any "Ac_sanity04" messages. If there is any "Ac_sanity04", none of the rest of the "Ac_" rules would be run due to this "Ac_sanity04"

5. Data coherency (Convergence) – Gray code checks

In the "Msg tree" tab of the message window, expand the "verif/cdc_verif" goal folder and then expand the "Ac_conv02" rule folder.

📴 Reports >	View: Msg Tree 🛓 🛛 Group By: Goal 🛓 🖓 Advance	ed Sear
Add Tag		
Modula Sch	Ac_conve2 [1] Checks all the control-bus clock domain drossings which do not hold wiray encoding Ac_conve2 [1] Checks same-domain signals synchronized in the same destination domain and are converging before sequential elements DOMO Ac_fifo01 [3] Checks if there is overflow or underflow in any FIFO of the design, or if the FIFO is partially identified	re d
🔲 Spreadsheet 🍞 Waiver	Ac_handshake02 [1]: Checks whether the request and acknowledgement signals are following the handshake protoc or not Ac_unsync01 [Messages: Groups: 1 Total: 1]: Checks unsynchronized crossings for scalar signals Ac_unsync02 [Messages: Groups: 3 Total: 3]: Checks unsynchronized crossing for vector signals	ol
	₩ARNING:[7] ₩ARNING:[7] ₩————————————————————————————————————	

Double-click the reported violation message and use hotkey **<i>** to open incremental schematic window.



When the synchronized signals converge, they typically, but NOT always, originate from some type of gray code counter. Once determining the re-converging synchronized signals, advance CDC checks can perform a gray code check on the signals.



With the message highlighted within "Ac_conv02" rule folder, use hotkey <w> to open the "SpyGlass Waveform Viewer".

<u>E</u> dit <u>R</u> un <u>T</u> ools <u>H</u> elp	SpyGlass Waveform Viewer
Design Setun	🗜 Eile Edit Bus View Options Window Help
	Sort
Run the goal analysis and debug design issues.	
Bun Goal: Verif/Cdc. verif	3.18ons 3.18ons Uns Ins 2ns 3n
Constraints	Verification_cycle[51:0] D
Print File 39 always @(posedge clk2)	2 processor1.grav.l2.temp
40 W3 <= W1;	3 processor1.clk1
C* SR. L From 42 crossing I2(data, clk1, clk2, w2); 43	
44 always @(posedge clk2) 45 w4 <= w2:	
$\frac{46}{47}$ assign Gatew4 = w4 ^ al;	
48 assign out = Gatew4 & w3;	
49 50	
51 //fsm for gray encoding 52 always@(nosedge_clk1 or negedge_rst)	
53 begin	
55 state<=2'b00;	
SG plan	
🔛 Reports > View: Msg Tree 🛃 Group By: Goal 🛓	
Goal = verif(cdc_verif:[48]	
Contraction of the second	
Modular Sch	
Sincemental Sch Signals processor1.gray.w1, processor1.gray.w2 converge on 'processor1.gray.w2	
Waveform Waveform Waveform	
Ac_handshake02 [1] :Checks whether the request and acknowledgeme	

From the waveform, it can be seen that signals feeding destination of 2 crossings "process1.gray.I1.temp" and "processor1.gray.I2.temp" are changing at the same time. Hence, this is a violation of gray code.

			Spy GI	ass Wa	veform Vie	wer - [Dia	igram -	Ac_co	nv02.1.	vcd*]				
9	Eile Edit	<u>∃</u> us <u>V</u> iew Optio	ons <u>W</u> indow	Help										- 8 ×
Sor								<u>a</u> + a <u>a</u> - a	R					
	1.159ns	-4.109ns	Ons	1ns	2ns	3ns	4ns	5n	s	6ns	7ns	8ns	9ns	10r
									Failure					-
0	verifica	tion_cycle[31:0]			0			X			1			
1	process	or1.gray.l1.temp												
2	process	or1.gray.l2.temp												
3		processor1.clk1												

[Think about it]

Why the SpyGlass report re-converging singals do not follow gray encoding?

- 6. Close all windows expect the "Atreanta Console" window.
- 7. Complex synchronizations schemes: FIFO under-run and overflow checks.

In the "Msg tree" tab of the message window, expend the "verif/cdc_verif" goal folder and then expand the "Ac_fifo01" rule folder.

🔛 Reports >	View: Msg Tree 📃 Group By: Goal 🛓	🖓 Advanced Searc
 Add Tag Celete Tag Modify Tag Modular Sch Incremental Sch Spreadsheet Waveform Waiver 	ERROR:[11] ERROR:[11]	ing before identified

Double-clock the message with memory "processor1.tx_fifo.mem" specifically the one with overflow. The message informs us that the read and write pointers have been identified for this FIFO implementation.

	-	Ġ ERROR:[11]
	Add Tag	
	😿 Delete Tag 🧭 Modify Tag —	Ac_convO2 [1]: Checks same-domain signals synchronized in the same destination domain and are converging before
		Comparison of the second seco
2	Modular Sch	FIFO with memory 'processor'l tx fifo mem', read pointer 'processor'l tx fifo.py' and write pointer why v FIFO with memory 'processor'l tx fifo we' detected. 'Overflow' check: FAILED/./designA/design/fifo.v. 62
Incoli	Sprewdatwel	FIFD with memory 'processor1.tx_fifo.mem', read pointer processor1.tx_fifo.wp' detected. 'Underflow' check:FAll Coll. User Tag = " NoTag> " , vrite.pointer
		FIFO with memory processor Lrx_ffo.mem', read pointed Severity_ERROR write pointer processor Lrx_ffo.wp' detected. Underflow' check:FAII Rule: Ac_ff001 vy, 62
		E
		🗄 — 🗇 🗊 🕩 Ac_unsync01 [Messages: Groups: 1 Total: 1] :Checks unsynchronized crossings for scalar signals
		H → C M → Acunsync02 [Messages: Groups: 3 Total: 3] :Checks unsynchronized crossing for vector signals



Invoke incremental schematic by pressing hotkey **<i>** to see identified FIFO structure.



Advanced CDC checks can go one step further and identify whether the FIFO under-runs or overflows. The selected message reports that an overflow conditions has occurred. To view the failure, open the waveform, it can be inferred that the write pointer has been re-written into the address location 0. Now, at "Msg Tree" tab press hotkey **<w>** to open "SpyGlass Waveform Viewer".

	SpyGlass Waveform Viewer - [Diagram - Ac_fifo01.6.vcd*]														×									
2 I	Eile Ec	it <u>B</u> u	s <u>V</u> iew	Optic	ins <u>W</u> ii	ndow	Help																_ 8	×
Sort	Sot Q+ QF Q- QR																							
	0.000p	s	0.00	0ps	Ons		5ns	10	ns	15ns	P	20ns	. P	25ns	, ³	Ons	. F	35ns	. 4	Ons		45ns	5	0r
																						Failure	ł	*
0	ve	erificati	on_cycl	e[31:0]	0		(1	<u> </u>	2	1	3)	4	X	5	X	6	X	7	X	8		9		-
1	1 processor1.tx_fifo.rp[1:0] 2 processor1.tx_fifo.wp[1:0]			rp[1:0]									0											
2				0		(1			2		X		3		X		0			1			
3	processor1.clk1				r						/				[—			
-	_	-		_		-	-					_	_	_	_	_	_	_	_	_		_	_	



Right-click on "processor1.tx_fifo.wp[1:0]" and select "fanin".

C	Fanin signal list	×
	Signal Name : processor1.tx_fifo.wp[1:0]	
	Search Signal :	Find
	,	
	processor1.VSS	
	processor1.rst	
	processor1.tx_fifo.wp_p1[1:0]	
	processor1.we_i	
	Cross-probe selected signals in	
	Waveform Viewer	UDTI
_		JRIL
	OK Cancel	
s –		

Click to select "we_i" signals and press "OK".

It is apparent that write enable (we_i) is active even the FIFO is full.

Ĺ			Spy	Glass \	Naveform \	/iewer - [D)iagram ·	Ac_fifo01	L.6.vcd*]					
	🗜 E	_ile Edit Bus ⊻iew Optio	ns <u>W</u> indov	v <u>H</u> elp									ЫN	
	Sort	Sont Q+QF Q-QR												
		13.52ns 13.52ns	Ons	5ns	10ns	15ns	20ns	25ns	30ns	35ns	40ns	45ns	50r	
												Failure		
	0	verification_cycle[31:0]	0	1 1	2	3	4	(5	(6	1 7	(8	9		
	1	processor1.tx_fifo.rp[1:0]						0						
И	2	processor1.clk1											-	
	3	processor1.we_i											_	
	4	processor1.tx_fifo.wp[1:0]	0	X	1	X	2	X	3	1	0	1		

8. Close all windows expect the "Atreanta Console" window.



9. Complex synchronizations schemes: FIFO underflow checks

Double-click the message reported by the "Ac_fifo01" rule about the FIFO with memory "processor1.tx_fifo.mem". The message reports that an underflow condition has occurred.

🔛 Reports >	Mew: Msg Tree 👱 Group By: Goal 👱	🖓 Advanced Search
Add Tag Add Tag Modify Tag Modular Sch Incremental Sch Scharzed Attact	ERROR.[11] ERROR.[11] ERROR.[12] ERROR.[12] ERROR.[12] ERROR.[12] ERROR.[12]	ing before identified
Waveform	Processor1 IX: Into we detected. Underflow' check: IALLD/./designA/design/ite.v, 52 Processor1 IX: Into we detected. Underflow' check: IALLD/./designA/design/ite.v, 52 Processor1 IX: Iffo with memory processor1 IX: If for mm, read pointer processor1 IX: If or mm, read pointer pointer pointer pointer pointer pointe	se protocol or not

Open the waveform for this message.

Design Setup Goal Setu	SpyGlass Waveform Viewer
un the goal analysis and debug design issues.	File Edit Bus View Options Window Help
	Sort
un Goal: Verif/Cdc_verif 📃 🔄 Hide HDL Viewer	0.000ps 0.000ps 0ns 5ns 10ns 15ns
Edit File fffov Constraints Print File 53 // Fifo Output 54 assign dout = mem[rp]; 57 Prev Probe 56 // Fifo Input 57 always @(posedge clk) 58 if (we) 59 if (we) 50 // Status 61 assign full = (wp == rp) & lgb; 62 assign full = (wp == rp) & gb] 63 if (lrat) 66 if (lrat)	0 verification_cycle[31:0] 0 1 2 1 processor1.tx_ffo.rp[1:0] 0
67 else 68 if (clr) 69 else 70 if (im n1 == rn) & me) mh <= 1'hl·	
C Add Tag Delete Tag Delete Tag Modify Tag Mo	

Trace the "processor1.tx_fifo.rp[1:0]" read pointer signal.

()					5	SpyG	lass W	aveforn	n Viev	wer - [[Diagram	- Ac	fifo01.	7.vcd*]				
	2	Elle Edit Bus View Options Window Help												_	- <u>-</u> -			
8	Sort	3ort Q+ QF Q- QR																
i	0.000ps 0.000ps				Ons		5ns	10ns		15ns	20ns		25ns	30ns	35ns	40ns	45ns	50r
																	Failure	-
	0	verification_cycle[31:0] processor1.tx_fifo.rp[1:0] processor1.tx_fifo.wp[1:0]			0)	χ 1)	2) 3	X	4	ί 5	6	7	ί 8	9	
	1				.0] 0 / 1						1	2						
	2				0)	X						1					
	3 processor1.clk1						[<u></u>					

[Think about it]

What wrong with the "processor1.tx_fifo.rp[1:0]" read pointer signal?

- 10. Close all windows expect the "Atreanta Console" window.
- 11. Handshake synchronizations schemes: data loss in handshake and four phase handshake protocol check.

In the message tree of the tab of the message window, expand the "verif" goal folder then expand the "Ac_handshake02" rule folder.

	Reports >	Mew: Msg Tree 🛓 🛛 Group By: Goal 🛓	Advanced Search	
Results	C Add Tag Delete Tag Modify Tag Modular Sch Spreachteet Waveform Waver	Goal = (NoTemplate>:[2] Goal = verif(dc_verif:[48] ERR0F:[11] Goal = verif(dc_verif:[48] ERR0F:[11] Goal = verif(dc_verif:[48] Goal = verif(dc_verif:[48]	before ntified protocol or not User Tag = "{NoTags '' Coal = Verificde verif Severity: ERROR Rule: Ac_handshake02	

Double click the message. This message informs that the request and acknowledgement signals have been identified for handshake synchronization structure. Advanced CDC checks whether the handshake synchronization follows four phase handshake protocol. Spyglass identifies the "REQ-ACK" loop of handshake structure. To view the "REQ-ACK" loop. Highlight the message by double clicking the message and then open incremental sch.



To view the failures open the waveform viewer. From the waveform viewer it can be seen that four phase protocol is not followed. The "busreq" signal goes inactive and then comes active again before the "core_ack_1" (acknowledgement) goes inactive.

