1.8-V 800-Mb/s/pin DDR2 and 2.5-V 400-Mb/s/pin DDR1 Compatibly Designed 1-Gb SDRAM With Dual-Clock Input-Latch Scheme and Hybrid Multi-Oxide Output Buffer

Hiroki Fujisawa, *Member, IEEE*, Masayuki Nakamura, *Member, IEEE*, Yasuhiro Takai, Yasuji Koshikawa, Tatsuya Matano, Seiji Narui, Narikazu Usuki, Chiaki Dono, Shinichi Miyatake, Makoto Morino, Koji Arai, Shuichi Kubouchi, Isamu Fujii, Hideyuki Yoko, and Takao Adachi

Abstract—This paper describes three circuit techniques for a DDR1/DDR2–compatible chip architecture designed for both high-speed and high-density DRAMs: 1) a dual-clock input-latch scheme, which reduces the excessive timing margin for random input commands by using a pair of latch circuits controlled by dual-phase one-shot clock signals, achieves a 0.9-ns reduction in cycle time from 3.05 to 2.15 ns; 2) a hybrid multi-oxide output buffer reduces the area penalty of the output buffer caused by compatible chip design from 1.35% to 0.3%; and 3) a quasi-shielded distributed data transfer scheme enables a 2.6-ns reduction in access time to 10.25 ns in both 2-b and 4-b prefetch operations. By using these techniques, we developed a 175.3-mm² 1-Gb SDRAM that operates as an 800-Mb/s/pin DDR2 or 400-Mb/s/pin DDR1.

Index Terms—Clock, clock generation, CMOS, double data rate (DDR), DRAM, input latch, output buffer, SDRAM.

I. INTRODUCTION

THE performance of computer systems has steadily improved, and, in conjunction with this trend, the demand for memory systems having data rates of over 800 Mb/s/pin has been increasing as well. Among the various proposed architectures, the double-data-rate-2 (DDR2) SDRAM [1]-[5] is a promising successor to the widely used DDR1 SDRAM [6]-[9] in the high-end PC and server market. Fig. 1 shows the data transfer rate and DRAM architecture trends of main memory for servers and high-end PC. The DDR1 and DDR2 are currently in a transitional stage; hence, there is a demand for various types of DRAMs to support evolving needs. To respond to this market as flexibly as possible, our approach is common-die manufacturing with compatible chip design [10], [11]. This compatible chip design has no area or access penalty, and it integrates two architectures into the same silicon die via a metal option and enables a short manufacturing turn-around time.

Table I shows the target of our work. The DDR2 architecture is suitable for compatible design with the DDR1 architec-

S. Miyatake, M. Morino, K. Arai, S. Kubouchi, I. Fujii, and H. Yoko are with the Hitachi ULSI Systems Corporation, Tokyo 185-0014, Japan.

Digital Object Identifier 10.1109/JSSC.2005.845555



Fig. 1. Data transfer rate and DRAM architecture trends of high-end PC and servers.

TABLE I TARGET OF THIS WORK

Speed	VDD	Read/write	Access time [ns]				
[Mb/s/pin]	[V]	cycle [ns]	CL=2	2.5	3	4	5
DDR1-200	2.5	10	20	25			
DDR1-266	2.5	7.5	15	22.5			
DDR1-333	2.5	6	12	15			
DDR1-400	2.5	5		12.5	15		
DDR2-400	1.8	10			15	20	
DDR2-533	1.8	7.5			11.25	15	
DDR2-667	1.8	6				12	15
DDR2-800	1.8	5					12.5

ture. This is because the minimum read/write cycle time and access time (t_{AA}) can be respectively kept to 5 and 11.5 ns for data transfer rates from 200 to 800 Mb/s/pin by increasing the prefetch size and column latency (CL). However, to cover all data transfer rates and CLs by using a common die, the operating frequency and supply voltage must be from 400 to 800 MHz and from 2.5 to 1.8 V. Thus, two different types of input/output circuit are needed. To make this approach cost-effective, we employed three circuit technologies that enable high-speed operation with a smaller chip-size overhead compared with using incompatible SDRAM technologies.

Manuscript received August 31, 2004; revised January 23, 2005.

H. Fujisawa, M. Nakamura, Y. Takai, Y. Koshikawa, T. Matano, S. Narui, N. Usuki, C. Dono, and T. Adachi are with the Technology and Development Office, ELPIDA Memory, Inc., Kanagawa 229-1197, Japan (e-mail: fujisawa-hiroki@elpida.com).



Fig. 2. DDR1/2-compatible chip architecture.

This paper presents circuit techniques that can be used to design a DDR1/DDR2-compatible SDRAM with low-cost and high-performance characteristics [11]. Section II describes the chip architecture of DDR1/DDR2 compatibly designed 1-Gb SDRAM. Sections III and IV describe the characteristics of the dual-clock input-latch scheme and the hybrid multi-oxide output buffer used to achieve both 1.8-V 800-Mb/s/pin and 2.5-V 400-Mb/s/pin operations. Section V shows fabrication results for our 1-Gb DDR1/DDR2 SDRAM using $0.1-\mu m$ technology. The paper's conclusions are stated in Section VI.

II. DDR1/2-COMPATIBLE CHIP ARCHITECTURE

Fig. 2 shows the chip architecture of our 1-Gb DDR1/DDR2 SDRAM. It is organized into an eight-bank 128-Mb array with eight DQs in DDR2 operation and into a four-bank 256-Mb array with 16 DQs in DDR1 operation. The operating conditions inside the parenthesis of Fig. 2 are used in DDR1 operations. This architecture has two features to reduce the access time of read/write operations.

- The address, command, and DQ pads for the DDR2-×8 operation are located in the center of the chip. This location shortens the length of the column access path by almost 14% in DDR2 operation.
- 2) The 64 global I/O (GIO) lines in the center are divided into GIO-R or GIO-L, and, in DDR2 operation, either GIO-R or GIO-L are used for the 4-b prefetch. In DDR1-×16 operation, the right or left side of the chip is assigned to the same bank and different 8-DQs, and GIO-R and GIOL are simultaneously used for the 2-b prefetch operation. Therefore, the total length of the DDR1 access path is almost the same as that for DDR2 operation.

The quasi-shielded data transfer scheme that is used to achieve high-speed data transfer on GIO lines in both 4-b and 2-b prefetch operation is shown in Figs. 3 and 4. The main amplifier circuits [9] that reduce the excessive operating margin caused by PVT fluctuations simultaneously detect the prefetch data of the main I/O (MIO) lines, and their outputs are transferred to the GIO lines. The GIO lines are quite long, up to 12 000 μ m, and the amount of simultaneous data transfer in a 4-b prefetch operation is four times that of conventional SDRAMs; therefore, wide-pitch and fully shielded GIO lines



Fig. 3. Block diagram of quasi-shielded GIO data-transfer scheme. (a) DDR2 4-b prefetch operation. (b) DDR1 2-b prefetch operation.



Fig. 4. Timing diagram of quasi-shielded GIO data-transfer scheme. (a) DDR2 4-b prefetch operation. (b) DDR1 2-b prefetch operation.

are needed. In this scheme, half of the GIO lines (fast-GIO) are designed with wide pitches, and the others (slow-GIO) are designed with narrow pitches. They are routed alternately. In DDR2- \times 8 4-b prefetch operations, by using distributed F-GIO and S-GIO data transfer, we achieved quasi-shielded data transfer with wide-pitch GIO lines. First, the first and second sets of data of a 4-b prefetch are transferred immediately to



Fig. 5. (a) Block diagram of conventional input latch scheme. (b) Timing diagram of DDR2 operation.

the F-GIO lines by the $\phi 1$ signal and prefetch address. Next, the third and fourth sets of data are transferred to the S-GIO lines by the $\phi 2$ signal with a suitable delay. Hence, the S-GIO lines can be used as shield lines during the data transfer of the F-GIO lines and the peak current of GIO output buffer can be reduced to half. The access time of the third and fourth sets of data has a 2.5-ns extra margin in 800-Mb/s/pin operation. Thus, there is no access penalty for the third and fourth sets of data in a distributed data-transfer operation. On the other hand, in the DDR1-×16 2-b prefetch operations, the number of read/write bits from the 128-Mb array is 16, which is half that of the DDR2 operations. Therefore, by changing the connection between slow-GIO and VSS, we achieved fully shielded data transfer in DDR1 operations. Using this architecture, the DDR1 and DDR2 operations achieved a 1.2-ns reduction in access time.

III. DUAL-CLOCK INPUT-LATCH SCHEME

Fig. 5 shows the block diagram of the conventional command latch scheme [2] and the timing diagram of DDR2 operation. This scheme is widely used because of its simple structure, but there are two problems in applying it for DDR1/DDR2-compatible design. The first problem is the small pulse width of the internal clock signal. This is because the frequencies of the external clock (CK/CKB) and internal one-shot clock (ICKB) for the command latch and generate circuits are the same. The minimum cycle time ($t_{\rm CK}$) is thus limited by the pulse width of ICKB ($t_{\rm PW}$) and timing margin of ICKB (t_M) as

$$t_{\rm CK} = t_{\rm PW} + t_M. \tag{1}$$

In DDR2-800 operation, $t_{\rm PW}$ of ICKB and the read command output signal (RD) are each no more than 1.2 ns and t_M is no more than 1.3 ns. The distribution length of ICKB is quite long, up to 14 000 μ m, in 1-G b SDRAM, so the pulse width of ICKB limits the operating frequency of the conventional scheme. The second problem is the access penalty of command decoding. In



Fig. 6. Block diagram of dual-clock input-latch scheme.



Fig. 7. Timing diagram of dual-clock input-latch scheme. (a) DDR2-800 operation. (b) DDR1-400 operation.

the conventional scheme, the command latch circuits operate at 400 MHz and the cycle time of D flip-flop circuits is no more than 2.5 ns; thus, to ensure the setup and hold time, the input command latch must be operated before command decoding. Therefore, the internal clock for the command generation circuits must be delayed by 0.9 ns.

Fig. 6 shows the block diagram of the dual-clock input-latch scheme for high-speed and high-frequency input command latch operations. In this scheme, the two latch circuits controlled by dual-phase one-shot clock signals (ICKB1, ICKB2) are connected in parallel, and either of their command signals is outputted to control logic. A pair of one-shot pulse generator circuits and 2-b ring counter circuits are used for generating the dual-phase clock signals. In DDR2 operation, the interval of the



Fig. 8. Simulated waveforms in write-to-read cycles.

same command except for another bank precharge command is more than two clocks by the specification for 4-b prefetch operation, as shown in Fig. 7(a). The output signals of paired latch circuits never conflict, and there is no need for a timing margin between the rise edge of ICKB1 and fall edge of ICKB2. Thus, the minimum $t_{\rm CK}$ of DDR2 operation is given by

$$t_{\rm CK} = \frac{(t_{\rm PW}2 + t_{\rm M}2)}{2}.$$
 (2)

Therefore, $t_{\rm PW}2$ of ICKB1 and ICKB2 are each 2.4 ns and $t_{\rm M}2$ is 2.6 ns in DDR2-800 operation, which is almost twice that of the conventional scheme. Furthermore, the command latch can be operated after command decoding in this scheme. The operating frequency of the two latch circuits is half of the external clock, so these circuits ensure the setup and hold time for 400-MHz operation and enable a 0.9-ns reduction in access time.

Fig. 7(b) shows the operating waveforms of DDR1-400 operation. The interval of the same command is only one clock. However, in the case of low-frequency operations, the timing margin between the rise edge of ICKB1 and fall edge of ICKB2 is ensured automatically, because the ICKB1 and ICKB2 are one-shot pulse signals. Thus, the minimum $t_{\rm CK}$ of DDR1 operation is given by

$$t_{\rm CK} = t_{\rm PW} 1 + t_{\rm M} 1.$$
 (3)

The $t_{\rm PW}1$ and $t_{\rm M}1$ are 2.4 ns and 2.6 ns in DDR1–400 operation, which is almost the same as in DDR2-800 operation. There is no need to change command latch circuits between DDR2 and DDR1 operation, so the same design can be applied despite the different operating frequencies of the input latch circuits, which reduces the complexity of DDR1/DDR2-compatible chip design.

The simulated waveforms of the write-to-read operation are shown in Fig. 8. Fig. 9 shows the cycle time $(t_{\rm CK})$ and access time $(t_{\rm AA})$ improvement. In this architecture, the use of the dual-clock latch scheme enabled a 0.9-ns reduction in cycle time while increasing the internal clock margin. Furthermore, we



Fig. 9. Performance improvement of using the proposed scheme.

achieved a 2.6-ns reduction in access time to 10.25 ns. The contributions are 1.2-ns reduction by quasi-shielded data transfer scheme, 0.9-ns reduction by dual-clock latch scheme, and 0.5-ns reduction by concentrated center PAD location. This performance improvement is enough for stable 800-Mb/s/pin DDR2 operation.

IV. HYBRID MULTI-OXIDE OUTPUT BUFFER

To achieve a cost-effective design in a DDR1/DDR2-compatible SDRAM, we must reduce not only the manufacturing turn-around time by using a one-metal mask option but also the chip-size overhead of a DDR1/DDR2-compatible SDRAM. In particular, the area size of output buffer circuits is quite large, which is up to 3.9% of a 1-Gb SDRAM. To achieve almost the same chip size as incompatible DDR2 SDRAM, we developed a hybrid multi-oxide output buffer.

Fig. 10 shows the problems that arise in the output buffer of DDR1/DDR2-compatible chips. The requirements for the DDR1 and DDR2 output-buffer transistor characteristics are different.

- 1) In DDR2 operation, the maximum capacitance specification of the DQ pad (C_{io}) is 3.5 pF, which is 1.0 pF smaller than that of DDR1. Thus, high-performance transistors are needed for the output buffer.
- 2) In DDR1 operation, the supply voltage (V_{DD}) is 2.5 V, which is 0.7 V higher than that of DDR2. Thus, transistors



Fig. 10. Area penalty and Cio of hybrid multi-oxide output buffer.



Fig. 11. Block diagram of hybrid multi-oxide DDR2 output buffer. (a) DDR2 operation. (b) DDR1 operation.

with high-voltage endurance gate oxide are needed for the output buffer.

We considered the area penalty of the output buffer and $C_{\rm io}$ of three combinations of gate oxide thickness. Design (1) used different thickness transistors for the DDR1 and DDR2 output buffers, and design (3) used same-thickness transistors. Design (1) can achieve a $C_{\rm io}$ of 2.7 pF, which is 1.2 pF smaller than that of design (3). However, the area penalty of design (1) is 1.35% more than that of an incompatible DDR2 chip, and this is because the IO pad-area size affected the increase of peripheral circuits width in this chip architecture. To solve the $C_{\rm io}$ and area penalty problems simultaneously, we developed a hybrid multi-oxide output buffer.

Fig. 11(a) shows the block diagram of the hybrid multi-oxide output buffer for DDR2 operation. The extra functions of the off-chip driver (OCD) adjustment from +30 to -40% and on-die-termination (ODT) of 50, 75, and 150 Ω in DDR2 operation are responsible for the increase in $C_{\rm io}$. We combined transistors with different oxide thicknesses for the output buffer. The 4-nm transistors are used for only the OCD bases buffer and 6-nm transistors are used for the OCD adjust buffer, prebuffer, and ODT buffer. By optimizing the use of 6-nm transistors, the $C_{\rm io}$ became 3.3 pF, which is 0.6 pF smaller than that of



Fig. 12. Measured OCD strength as a function of the control code.



Fig. 13. Measured ODT characteristics.

design (3), and satisfied the C_{io} specs of DDR2-800. Fig. 11(b) shows the block diagram of the hybrid multi-oxide output buffer for DDR1 operation. In DDR1 operation, only 6-nm transistors are used for the output buffer. This is because the gate oxide has to be able to endure a 2.5-V supply voltage. The OCD adjust buffer, prebuffer, and ODT buffer are composed of 6-nm transistors and are shared between the DDR1 and DDR2 operations. Therefore, by using the hybrid multi-oxide output buffer, the area penalty of the output buffer can be reduced from 1.35% to 0.3% compared with using incompatible DDR2 SDRAMs while satisfying the C_{io} specifications.

The strength of the OCD measured as a function of the control code is shown in Fig. 12. The OCD adjust circuit composed with multi-oxide transistors has 16-step variable strength, where the target strength of 18 Ω +30%/-40% can be achieved at any voltage or temperature. Fig. 13 shows the measured termination current of ODT circuits. This result indicates that the linearity of the ODT resistance is sufficient at 50, 75, and 150 Ω .



Fig. 14. Microphotograph of the 1-Gb DDR1/DDR2 SDRAM.

	+2. 000NS +2. 500NS +3. 000NS +3. 500NS +4. 000NS (TCK)
(Vdd)	++, *******
2. 000V	, РРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРР
1. 975V	, РРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРР
1.950V	, РРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРР
<u>1.925V</u>	
1. 900V	, РРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРР
1.875V	, РРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРР
1.850V	, РРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРР
1. 825V	, РРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРР
1.800V	, PPPP 030 Mb/c/nin @1 65V PP, 2.050NS
1. 775V	, PPPP 950 WD/5/PIT @ 1.05 V PP, 2.050NS
1. 750V	, РРРРР/РРРРРРРРРРРРРРРРРРРРРРРРРРРРРРР
1. 725V	. РРРР/РРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРР
1.700V	
1. 675V	РР/РРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРР
1.650V	▶ • • • • • • • • • • • • • • • • • • •
1.625V	РРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРР
1.600V	РРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРРР
(Vdd)	·+. *******
	+2.000NS +2.500NS +3.000NS +3.500NS +4.000NS (TCK)

Fig. 15. Measured shmoo plot (DDR2 CL = 5 operation).

V. FABRICATION AND MEASUREMENT

Fig. 14 shows a microphotograph of our 1-Gb DDR1/DDR2 SDRAM. The 128-Mb memory area is equal to one bank area for DDR2 and a half bank area for DDR1 operations. The command latch circuits are located at the right and left sides of the chip. The hybrid multi-oxide output buffer for DDR1/DDR2 is located in the right half of the pad area.

Fig. 15 shows the measured shmoo plot of the cycle time versus supply voltage. It can be seen that the maximum data rate at 1.65 V is 930 Mb/s/pin, which is enough for DDR2-800 operation with a column latency of 5.

Table II summarizes the device features of the 1-Gb DDR1/DDR2 SDRAM fabricated using 0.10- μ m triple-metal CMOS process technology. The cell size is 0.098 μ m², and the chip size is 175.3 mm², which is small enough to assemble in a standard 66-pin 400-ml TSOP or 68-pin μ BGA.

VI. CONCLUSION

We have developed a 1.8-V 800-Mb/s/pin DDR2 and 2.5-V 400-Mb/s/pin DDR1 compatibly designed 1-Gb SDRAM using 0.10- μ m technology. This is achieved by using three circuit

TABLE II Device Features

Architecture	DDR2	DDR1		
Process	0.10 μm triple-metal CMOS			
Chip Size	19.52 mm x 8.98	mm (175.3 mm²)		
Memory Cell	0.098 μm²			
Data rate	400 - 800 Mbps	200 - 400 Mbps		
Package	68-pin µBGA	66-pin TSOP		
Organization	8 Bank, x4, x8	4 Bank, x4, x8, x16		
Voltage	1.8±0.1 V	2.5±0.2 V		

techniques for a DDR1/DDR2-compatible chip architecture designed for both high-speed and high-density DRAMs. The dualclock input-latch scheme, which reduces the excessive timing margin for random input commands by using a pair of latch circuits controlled by dual-phase one-shot clock signals, achieves a 0.9-ns reduction in cycle time from 3.0 to 2.15 ns. Furthermore, the hybrid multi-oxide output buffer reduces the area penalty of the output buffer from 1.35% to 0.3%. The quasi-shielded distributed data-transfer scheme enables a 2.6-ns reduction in access time to 10.25 ns in both 2-b and 4-b prefetch operation. By using these techniques, we developed a 175.3-mm² 1-Gb SDRAM that operates as an 800-Mb/s/pin DDR2 or a 400-Mb/s/pin DDR1.

ACKNOWLEDGMENT

The authors would like to thank K. Koyama, M. Kobayashi, K. Kajigaya, and S. Shimizu for their discussion and encouragement.

REFERENCES

- C. Yoo et al., "A 1.8 V 700-Mb/s/pin 512-Mb DDR-II SDRAM with on-die termination and off-chip driver calibration," *IEEE J. Solid-State Circuits*, vol. 39, no. 6, pp. 941–951, Jun. 2004.
- [2] H.-Y. Song et al., "A 1.2 Gb/s/pin double data rate SDRAM with on-dietermination," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2003, pp. 314–315.
- [3] T. Matano et al., "A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and a slew-rate-controlled output buffer," *IEEE J. Solid-State Circuits*, vol. 38, no. 5, pp. 762–768, May 2003.

- [4] T. Kirihata et al., "A 113 mm² 600 Mb/s/pin 512 Mb DDR2 SDRAM with vertically-folded bitline architecture," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2001, pp. 382–383.
- [5] H. Fujisawa *et al.*, "1-Gb/s/pin multi-gigabit DRAM design with low impedance hierarchical I/O architecture," in VLSI Circuits Symp. Dig. Tech. Papers, Jun. 2002, pp. 118–119.
- [6] Y. Takai et al., "A 250-Mb/s/pin, 1-Gb double-data-rate SDRAM with a Bi-directional delay and an interbank shared redundancy scheme," *IEEE J. Solid-State Circuits*, vol. 35, no. 2, pp. 149–162, Feb. 2000.
- [7] T. Kirihata et al., "A 390-mm², 16-bank, 1-Gb DDR SDRAM with hybrid bitline architecture," *IEEE J. Solid-State Circ.*, vol. 34, no. 11, pp. 1580–1588, Nov. 1999.
- [8] H. Yoon et al., "A 2.5-V, 333-Mb/s/pin, 1-Gbit, double-data-rate synchronous DRAM," IEEE J. Solid-State Circuits, vol. 34, no. 11, pp. 1589–1598, Nov. 1999.
- [9] H. Fujisawa *et al.*, "A dual-phase-controlled dynamic latched amplifier for high-speed and low-power DRAMs," *IEEE J. Solid-State Circuits*, vol. 36, no. 7, pp. 1120–1126, Jul. 2001.
- [10] T. Sakata *et al.*, "A DDR/SDR-compatible SDRAM design with a threesize flexible redundancy," in *VLSI Circuits Symp. Dig. Tech. Papers*, Jun. 2000, pp. 116–119.
- [11] H. Fujisawa et al., "1.8-V 800-Mb/s/pin DDR2 and 2.5-V 400-Mb/s/pin DDR1 compatibly designed 1 Gb SDRAM with dual clock input latch scheme and hybrid multi-oxide output buffer," in VLSI Circuits Symp. Dig. Tech. Papers, Jun. 2004, pp. 38–39.



Yasuji Koshikawa was born in Tokyo, Japan, on January 22, 1966. He received the B.S. degree in applied physics from Science University of Tokyo, Tokyo, in 1989.

In 1989, he joined NEC Corporation, Kawasaki, Japan, where he was engaged in the design of VLSI circuits for DRAMs. In 2002, he was transferred to Elpida Memory, Inc., Kanagawa, Japan, the NEC-Hitachi DRAM manufacturing joint venture. Since then, he has worked on developing DRAMs.



Tatsuya Matano received the B.E. and M.E. degrees in electrical engineering from Tohoku University, Sendai, Japan, in 1989 and 1991, respectively.

From 1991 to 2000, he was with NEC Corporation, Sagamihara, Japan, where he was engaged in the development of DRAMs. Since 2000, he has been with Elpida Memory, Inc., Kanagawa, Japan, where he is involved in the design of 512-Mb DRAMs.



Hiroki Fujisawa (M'00) was born in Saitama, Japan, on December 14, 1969. He received the B.S. degree in electrical and electronic engineering and the M.S. degree in information and processing from the Tokyo Institute of Technology, Tokyo, Japan, in 1992 and 1994, respectively.

In 1994, he joined the Device Development Center, Hitachi, Ltd., Tokyo. From 1994 to 1999, he was involved with developing MOS memories. In 2000, he was transferred to Elpida Memory, Inc., the NEC-Hitachi DRAM manufacturing joint venture. Since

then, he has been involved with developing DRAMs.



Seiji Narui received the B.S. and M.S. degrees in physics from Waseda University, Tokyo, Japan, in 1990 and 1992, respectively.

From 1992 to 2000, he was with the Device Development Center, Hitachi Ltd., Tokyo, Japan, where he was engaged in the development of DRAMs. Since 2000, he has been with Elpida Memory, Inc., Kanagawa, Japan, where he is involved in the design of 512-Mb DRAMs.



Masayuki Nakamura (M'94) was born in Aichi, Japan, on June 28, 1961. He received the B.S. and M.S. degrees in electrical engineering from Nagoya University, Aichi, Japan, in 1985 and 1987, respectively.

In 1987, he joined the Device Development Center, Hitachi, Ltd., Tokyo, Japan, where he has been engaged in the design of DRAMs. In 2000, he was temporarily transferred to Elpida Memory, Inc., Kanagawa, Japan.



Narikazu Usuki was born in Kanagawa, Japan, on November 24, 1968. He received the B.S. and the M.S. degree in physics from Sophia University, Tokyo, Japan, in 1991 and 1993, respectively.

In 1993, he joined the Memory Division, NEC Corporation, Tokyo, Japan. From 1993 to 1999, he was involved with developing MOS memories. In 2000, he was transferred to Elpida Memory, Inc., Kanagawa, Japan, the NEC-Hitachi DRAM manufacturing joint venture. Since then, he has worked on developing DRAMs.



Yasuhiro Takai was born in Hokkaido, Japan, on January 10, 1963. He received the B.S. and M.S. degrees in electronic engineering from Tohoku University, Sendai, Japan, in 1986 and 1988, respectively.

He joined NEC Corporation in 1988, where he was involved with the development of high-density DRAMs. He joined Elpida Memory, Inc., Kanagawa, Japan, in 2000.



Chiaki Dono was born in Osaka, Japan, on June 27, 1972. He received the B.S. degree and the M.S. degree in electrical and electronic engineering from the Osaka Institute of Technology, Osaka, Japan, in 1995 and 1997, respectively.

In 1997, he joined the Semiconductor & Integrated Circuits Division, Hitachi Ltd., Tokyo, Japan. From 1997 to 1999, he worked on designing ASIC. In 2000, he was transferred to Elpida Memory, Inc., Kanagawa, Japan. Since then, he has worked on developing DRAM's. Shinichi Miyatake was born in Hokkaido, Japan, on March 21, 1959. He received the B.S. degree in applied physics from Muroran Institute of Technology, Hokkaido, Japan, in 1984.

He joined the Hitachi ULSI Systems Company, Ltd., Tokyo, Japan, in 1984, where he has been engaged in the design of MOS DRAMs.



Isamu Fujii was born in Hiroshima, Japan, on November 9, 1967. He received the B.S. degree in electronics from Osaka Institute of Technology, Osaka, Japan, in 1991.

He joined the Hitachi ULSI Systems Company, Ltd., Tokyo, Japan, in 1991, where he has been engaged in the design of MOS DRAMs.



Makoto Morino was born in Kochi, Japan, on October 8, 1963. He received the B.S. degree in chemistry from Kochi University, Kochi, Japan, in 1986. He joined the ULSI Development Department, Hitachi ULSI Systems, Ltd., Tokyo, Japan, in 1986, where he has been engaged in the design of MOS DRAMs.



Koji Arai was born in Tokyo, Japan, on September 22, 1964. He received the B.S. degree in chemistry from Nihon University, Tokyo, Japan, in 1988. He joined the Hitachi ULSI Systems Company, Ltd. Tokyo, Japan in 1987, where he he head

Ltd., Tokyo, Japan, in 1987, where he has been engaged in the design of MOS DRAMs.



Hideyuki Yoko was born in Fukuoka, Japan, on March 6, 1969. He received the B.S. degree in electronic engineering from Fukuoka Institute of Technology, Fukuoka, Japan, in 1992.

He joined the Hitachi ULSI Systems Company, Ltd., Tokyo, Japan, in 1992, where he has been engaged in the design of MOS DRAMs.



Takao Adachi was born in Hyougo, Japan, on December 10, 1955. He received the B.S. and M.E. degrees in material science from the University of Electrocommunications, Tokyo, Japan, in 1979 and 1982, respectively.

In 1982, he joined the NEC Corporation, Kanagawa, Japan, where he worked on four generations of MaskROM (1 Mb-16 Mb), 2-Mb VRAM, and 1-Mb Flash and three generation of DRAM (16 Mb-256 Mb) product design. In 2001, he moved to the Technical and Development Office, Elpida Memory, Inc.,

Kanagawa. Since then, he has been engaged in DRAM development using advanced process technology.



Shuichi Kubouchi was born in Tokyo, Japan, on April 18, 1968. He received the B.S. degree in electrical engineering from Hosei University, Tokyo, Japan, in 1991.

He joined the Hitachi ULSI Systems Company, Ltd., Tokyo, Japan, in 1991, where he has been engaged in the design of DRAMs.