

Design Compiler



JoyShockley School of Microelectronics Fudan University

Copyright © 2013 by Joy Shockley





2014/2/15









Synthesis = Translation + Optimization + Mapping







Synthesis Is Constraint-Driven



You set the goals (through constraints)

Design Compiler optimizes the design to meet your goals



2014/2/15



Synthesis Is Path-Based



Design Compiler uses Static Timing Analysis (STA) to calculate the timing of the paths in the design.







Agenda







5 Static Timing Analysis





Agenda



7 Code for Synthesis

8 Preparation for Labs













Recall the 3 steps involved in synthesis:

- Translation
- Optimization
- Mapping



Your ASIC vendor must provide a DC-compatible <u>technology library</u> for synthesis!





Example of a cell description in .lib Format











Library Specification

- Search_path: the path to search for unsolved reference library or design.
- Iink_library: the library used for interpreting input description, any cells instantiated in your HDL code, Wire Load or Operating Condition models used during synthesis.
- target_library: the ASIC technology that the design map to.
- symbol_library: Used during schematic generation.
- synthetic_library: designware library to be used. (IP)

You can write them to .synopsys_dc.setup file.





.synopsys_dc.setup example





- To specify technology libraries, you must specify the target library and link library.
 - Design Compiler uses the target library to build a circuit. During mapping, Design Compiler selects functionally correct gates from the target library. It also calculates the timing of the circuit, using the vendor-supplied timing data for these gates.
 - Design Compiler uses the link library to resolve references. For a design to be complete, it must connect to all the library components and designs it references. This process is called linking the design or resolving references.





Read Design

step1: read, read_verilog, read_vhdl
 或 analyze + elaborate (analyze HDL
 code and establish Boolean functions)
 Difference?

- **step2**: link (resolve design reference)
- step3: uniquify (removes multiply-instantiated hierarchy in the current design by creating a unique design for each cell instance)





uniquify makes a copy of each multiply-instantiated design (one copy for each instance)

- Each instance gets a unique design name
- DC can now map each instance to its own specific environment



2014/2/15

16 State Key Lab of ASIC & System





Example

1 dc_shell-t> read_verilog top.v
 dc_shell-t> read_verilog sub_design.v
 dc_shell-t> current_design top
 dc_shell-t> link

2 dc_shell-t> analyze -f verilog sub_design.v dc_shell-t> elaborate sub_design dc_shell-t> analyze -f verilog top.v dc_shell-t> elaborate top dc_shell-t> current_design top dc_shell-t> link

2 is preferred!



Design Objects In Synthesis

Seven Types of Design Objects:

Design:	A circuit that performs one or more logical functions
<u>Cell</u> :	An <i>instance</i> of a design or library primitive within a design
Reference:	The name of the original design that a cell instance "points to"
Port:	The input or output of a <i>design</i>
Pin:	The input or output of a <i>cell</i>
<u>Net</u> :	The wire that connects ports to pins and/or pins to each other
<u>Clock</u> :	A timing reference object in DC memory which describes a waveform for timing analysis







Design Objects: Verilog Perspective







Design Objects: Schematic Perspective







Unit in Standard Library

<pre>>time_unit:</pre>	"1ns"
voltage_unit:	"1V"
Current_unit:	"1mA"
<pre>>pulling_resistance_unit:</pre>	"1kohm"
Leakage_power_unit:	"1pW"
Capacitive_load_unit:	"1pF"

21 State Key Lab of ASIC & System









2. Define Design Environment





23 State Key Lab of ASIC & System





Conmands used to Define the Design Environment







Set Operating Conditions

- Operating condition model scales components delay, directs the optimizer to simulate variations in process, temperature and voltage
 - **O** set_operating_conditions







Set Input Pulling Resistance (khoms) - set_drive

- Set_drive : Sets the rise_drive or fall_drive attributes to specified resistance values on specified input and inout ports.
 - set_drive 2.0 {A B C}; or set_drive 2.0 "A B C";
 - set_drive 2 [all_inputs];
 - set_drive -rise 1 [get_ports B];
 - O set_drive -rise drive_of(-rise TECH_LIBRARY/INVERTER/OUT) \
 [get_ports C]
- drive_of : Returns the drive resistance value of the specified library cell pin.





Set Input Pulling Resistance (khoms) - set_drive

- Set_drive_cell : sets attributes on input or inout ports of the current design that specify that a library cell or output pin of a library cell drives the specified ports.
 - set_driving_cell -lib_cell AND2 {IN1}
 - O set_driving_cell -lib_cell INV -pin Z \
 -library tech_lib [all_inputs]
 - set_driving_cell -lib_cell INV -don't_scale {IN1}
 - O set_driving_cell -rise -lib_cell BUF1_TS -pin Z {IN1}
 - set_driving_cell -fall -lib_cell DFF_TS -pin Q {IN1}





Setting Output Loading Capacitance (pF) -set_load

- set_load : Sets the load attribute to a specified value on specified ports and nets.
- O load_of: Returns the capacitance of the specified library cell pin.
- O Example: set MAX_LOAD [load_of slow/AND2X1/A] set_load [expr \$MAX_LOAD*15] [all_outputs]





Setting Output Loading Capacitance (pF) -set_load

- > set_load 2 in1
- set port_load [expr 2.5+3*[load_of tech_lib/IV/A]]
- > set_load \$port_load [all_outputs]
- > set_load [load_of tech_lib/IV/Z] {input_1 inoput_2}





set_fanout_load

You can model the external fanout effects by specifying the expected fanout load values on output ports with the set_fanout_load command.

> set_fanout_load 4 {out1}

Design Compiler tries to ensure that the sum of the fanout load on the output port plus the fanout load of cells connected to the output port driver is less than the maximum fanout limit of the library, library cell, and design.

State Key Lab of ASIC & System





set_load V.S. set_fanout_load

- \succ fanout load is not the same as load.
- fanout load is a unitless value that represents a numerical contribution to the total fanout. Load is a capacitance value.
- Design Compiler uses fanout load primarily to measure the fanout presented by each input pin. An input pin normally has a fanout load of 1, but it can have a higher value.





Design Constraints: set_max_fanout > set_max_fanout is a design constraints.

set_max_fanout: set the max_fanout attribute to a specified value on input ports and designs

>set_max_fanout 20.0 going_places

>set_max_fanout 18.5 TEST





set_fanout_load V.S. set_max_fanout

- set_fanout_load is design envoronment; set_max_fanout is a design constraint.
- Design Compiler models fanout restrictions by associating a fanout_load attribute with each input pin and a max_fanout attribute with each output (driving) pin on a cell.
- Design Compiler tries to ensure that the sum of the fanout load on the output port plus the fanout load of cells connected to the output port driver is less than the maximum fanout limit of the library, library cell, and design.

33 State Key Lab of ASIC & System





Case Study: fanout_load & max_fanout_load

>>set_fanout_load 3.0 OUT1
>>set_max_fanout 8 [get_designs ADDER]





Case Study

- An input pin normally has a fanout load of 1, but it can have a higher value.
- The fanout load imposed by a driven cell (U3) is not necessarily 1.0. Library developers can assign higher fanout loads (for example, 2.0) to model internal cell fanout effects.
- You can also set a fanout load on an output port (OUT1) to model external fanout effects.

35 State Key Lab of ASIC & System





Net Delay








Wire Load Model

• A wire load model is an estimate of a net's RC parasitics based on the net's fanout.

Example: dc_shell-t> set_wire_load_model 10x10







Setting Wire Load Mode



dc_shell-t> set_wire_load_mode <top/enclosed/segmented>

2014/2/15





Hierarchical Wire Load Models

- DC supports three modes for determining which wire load model to use for nets that cross hierarchical boundaries:
 - Top: DC models nets as if the design has no hierarchy and uses the wire load model specified for the top level of the design hierarchy for all nets in a design and its sub-designs.

Enclosed: ...





Hierarchical Wire Load Models

Enclose: DC uses the wire load model of the smallest design that fully encloseds the net. If the design enclosing the net has no wire load model, the tool traverses the design hierearchy upward until it finds a wire load model. Enclosed mode is more accurate than top mode when cells in the same design are placed in a contiguous region during layout.

Segmented: DC determines the wire load models of each segment of a net by the design encompassing the segment. Nets crossing hierarchical boundaries are divided into segments.







set __wire_load__model -name "10*10" -library my_lib.db

- > current_design LOW
- set_wire_load_model -name "10*10"
- > current_design TOP
- > set_wire_load_mode enclosed
- set_wire_load_model -name "20*20MIN" -min











Design Constraints: Design Rule Constraints and Optimization Constraints







Design Rule Constraints and Optimization Constraints

- Design Rule Constraints: technology-specific restriction.
- Optimization Constraints: design goals and requirements.
- During compiling, Design Compiler attempts to meet all constraints.

State Key Lab of ASIC & System





Design Rule Constraints

O Design rules can not be violated at any cost, even if it will violate the timing and area goal.

• Rule Constraints Demand:

- O set_max_transition
- **set_max_fanout** (explained in last chapter)
- set_max_capacitance
- set_cell_degradation
- set_min_capacitance





set_max_transition (ns)

set_max_transition: set the maximum transition time for specified clocks, ports, or designs.

set_max_transition 1.5 all_inputs







set_max_transition (ns)

Port: late riser set max transition 2.0 late riser Design: TEST >set_max_transition 2.0 TEST Clock Path: clk1 >set_max_transition 2.0 [get_clocks clk1] Data Path: clk1

>set_max_transition 2.0 -datapath [get_clocks clk1]





clock path & data path







set_max_capacitance

- It is set as a pin-level attribute that defines the maximum total capacitive load that an output pin can drive.
- The max_capacitance design rule constraint allows you to control the capacitance of nets directly. (The design rule constraints max_fanout and max_transition limit the actual capacitance of nets indirectly.)
- The max_capacitance attribute functions independently, so you can use it with max_fanout and max_transition.





set_max_capacitance

- O set_max_capacitance 2.0 [get_ports late_riser]
- set_max_capacitance 2.0 [current_design]
- set_max_capacitance 2.0 [get_clocks clk1]
- set_max_capacitance 2.0 -datapath [get_clocks clk1]







Summary of Design Rule Commands and Objects

Command	Object
set_max_fanout	Input ports or designs
set_fanout_load	Output ports
set_load	Ports or nets
set_max_transition	Ports or designs
set_cell_degradation	Input ports
set_min_capacitance	Input ports





Optimization Constraints

The optimization constraints comprise

- Timing constraints (performance and speed)
 - Input and output delays (synchronous paths)
 - Minimum and maximum delay (asynchronous paths)

Maximum area (number of gates)





Timing Constraints

- Use the create_clock command to specify a clock.
- Use the set_input_delay and set_output_delay commands to specify the input and output port timing specifications.
- Use the set_max_delay and set_min_delay commands to specify these point-to-point delays.







create_clock

create_clock: creates a clock object and defines its waveform in the current design.

create_clock "PHI1" –period 10 –waveform {5.0 9.5}







set_input_delay

输入信号A在时钟有效沿后多长时间后才到达或有效, DC会用它来计算内部逻辑的延迟时间。





set_output_delay

输出信号B在时钟有效沿前多长时间数据有效。







set_max_delay & set_min_delay

>set_max_delay: Specifies a maximum delay target for path in the current design. >set_max_delay 10.0 -to {Y} >set_max_delay 15.0 -from {ff1a ff1b} \ -through {u1} -to {ff2e} set_max_delay 8.5 -to [get_clocks PHI2] set_min_delay 12.5 –through U1 –to Y set_min_delay 4.0 – from {A1 A2} – to Z5





Optimization Constraints

- **O** Optimization constraints, in order of attention are
- Maximum delay
- Minimum delay
- (Maximum power)
- Minimum area
- About combinational circuit, we only set maximum delay & minimum delay for timing constraint.
 set_max_delay 5.0 from port_A to port_B
 set_min_delay 2.0 from port_A to port_B





Timing Constraints for Sequential Circuit

create_clock: define your clock's waveform & respect the set-up time requirements of all clocked flip-flops.

create_clock -period 12.5 -waveform {0 6.25}
[get_ports clkM]

- Set_dont_touch_network: do not re-bufer the clock network.
- set_dont_touch_network [get_clocks clkM]





Setting Area Constraint

- Area Unit:
- Equivalent gate counts
- *um*²
- Transistors
- To reduce the area as much as possible set max_area 0

The area violation will disclose the total area of your design after synthesis.





Constraints Priority

- O During the optimization ,there exists a constraint priority relationship
- Design Rule Constraint
- Timing constraint
- Power constraint
- Area constraint
- Using set_cost_priority command to modify the order
 set_cost_priority [-default] [-delay] [-cost_list]













How to map and optimize a design









Compile is the "art" of synthesis

Flatten	Structure
\langle	Logic Level Optimization
\langle	Gate Level Optimization
	Мар

- **O** Logical level optimization
 - O flatten : remove structure
 - O structure: minimize generic logic
- **O** Gate level optimization
 - map: make design technology dependent





Logical Level Optimization

- Operate with boolean representation of circuit.
- Has a global effect on the overall area/speed characteristic of a design.
- Strategy: structure or flatten, if both are true, the design is first flatten and then structured .

State Key Lab of ASIC & System





Structure

- Factors out common sub-expression as intermediate variable
- O Useful for speed optimization as well as area optimization
- Example: set_structure true/false







Flatten

- Flatten is default OFF
- Remove all intermediate variable
- Result a two-level sum-of-product form
- Example: set_flatten true/false







Gate Level Optimization

- Select components to meet timing, design rule & area goals specified for the circuit.
- Has a local effect on the area/speed characteristic of a design.
- Strategy: combinational mapping & sequential mapping.





Combinational Mapping

- Mapping rearranges components, combining and recombining logic into different components.
- May use different algorithms such as cloning, resizing or buffering.
- Try to meet the design rule constraints and timing area goals.







Sequential Mapping

- Optimize the mapping to sequential cells from technology library.
- Analyze combinational surrounding a sequential cell to see if it can absorb the logic attribute with HDL.
- Try to save speed and area by using a more complex sequential cell.







Compile Command and Options

- **O** compile –map_effort medium | high
 - high, it does critical path re-synthesis, but it will use more CPU time, in some case the action of compile will not terminate.
 - medium, by default, good for many design.
- **Compile incremental_mapping**
 - Perform incremental gate level optimization but no logical level optimization
- **Compile only_design_rule**
 - Perform only design rule fixing, take less time than regular compile because it is incremental.

State Key Lab of ASIC & System





How to generate results and report attributes for synthesis

O Attributes to Report

report_design, report_clock, report_port, report_net, report_hierarch, report_area, report_reference, report_constraint

O Results to generate write –output –format ddc mapped.ddc write –output –format verilog mapped.v write_sdc mapped.sdc write_sdf mapped.sdf










Basic Conceptions of STA

- Timing paths and groups
- O Delay calculation
- Setup and hold time check
- Gated clocks check
- O Removal and Recovery time check
- Clock tree modeling
- Input delay and output delay





Timing Paths in Design Compiler



- DesignTime breaks designs into sets of signal paths
- Each path has a startpoint and an endpoint:
 - Startpoints:
 - Input ports
 - Clock pins of Flip-Flops or registers
 - Endpoints:
 - Output ports
 - Data input pins of sequential devices









- Input Paths
- Output Paths
- Register-to-Register Paths
- O Combinational Paths





Timing Groups

- How to organize timing paths into group?
- Paths are grouped according to the clocks controlling their endpoints.
- Each clock will be associated with a set paths called a path group.
- The default path group comprises all paths not associated with a clock.







Timing Paths Exercise



State Key Lab of ASIC & System











Path Delay Calculation

- To calculate total delay, each path is broken into timing arcs.
- Each timing arc contributes either a net delay or cell delay



• All the net and cell timing arcs along the path are added together.









Setup and Hold Time Check

 Setup Time: The length of time that data must stabilize before the clock transition.
 The maximum data path is used to determine if setup

The maximum data path is used to determine if setup constraint is met.

• Hold time: The length of time that data must remain stable at the input pin after the active clock transition.

The minimum data path is used to determine if hold time is







The default behavior of Design Compiler is to assume that all data must go from launch to capture edge in one clock cycle.

The path between FF1 and FF2 has a max delay constraint of

T_{CLK} - FF2_{libSetup}









Clock Tree Modeling

• Two parameter to model:

- Specify clock network latency
 - O set_clock_latency rise tr fall tf [get_ports TCK]
- Specify uncertainty(skew) of clock network
 - O set_clock_uncertainty -rise tp -fall tm [get_ports TCK]









Clock Tree Modeling Example

• create_clock – period 10 – waveform {0 5} [get_ports TCK]









Effect of Clock Tree Modeling on Setup Time

 Assumed library (Flip Flop) setup time requirement = 1ns create_clock -period 10 -waveform {0 5} [get_ports TCK] set_clock_latency -rise 1-fall 2 [get_ports TCK] set_clock_uncertainty -rise 0.5 -fall 0.7 [get_ports TCK]





Effect of Clock Tree Modeling on Hold Time

 Assumed library (Flip Flop) hold time requirement = 1ns create_clock -period 10 -waveform {0 5} [get_ports TCK] set_clock_latency -rise 1 -fall 2 [get_ports TCK] set_clock_uncertainty -rise 0.5 -fall 0.8 [get_ports TCK]



O Hold time check = (clock_edge + edge_delay +uncertainty + lib_hold)





Modeling Source Latency

Source latency is the propagation time from the actual clock origin to the clock definition point in the design create_clock -period 10 -waveform {0 5} [get_ports TCK] set_clock_latency -source 3 [get_clocks TCK] set_clock_latency 1 [get_clocks TCK]







Constraining the Input Paths





88 State Key Lab of ASIC & System





Constraining the Input Paths

dc_shell-t> set_input_delay -max 4 -clock Clk [get_ports A]

The set_input_delay command constrains input paths.







Constraining the Output Paths



What information <u>must</u> you provide to constrain the output paths?



Timing and Area

State Key Lab of ASIC & System







Constraining the Output Paths

dc_shell-t> set_output_delay -max 5.4 -clock Clk [get_ports B]

The set_output_delay command constrains output paths.

You specify how much time is needed by external logic...

DC calculates how much time is left for internal logic







DC Timing Reports

• Use the report_timing command to access the timing reports.

```
report_timing
    [ -delay max/min ]
    [ -to name_list ]
    [ -from name_list ]
    [ -through name_list ]
    [ -through name_list ]
    [ -input_pins ]
    [ -max_paths path_count ]
    [ -nets ]
    [ -capacitance ]
    [ -path full clock ]
```





How to read timing report?

Startpoint: ARM7TDMI/debuger/ (internal path startpoint cle Endpoint: ARM7TDMI/debuger/tr (falling edge-triggered flip- Path Group: HCLK Path Type: min	tms_latch ocked by ms_s_reg flop clock	_reg/CKN HCLK) xed by HCl	L K)				Ň		
Point	Incr	Path							
clock HCLK (fall edge)	(5.00 6.0	0						
clock network delay (propagated)		0.87	6.87						
input external delay	0.0	6.87 t	f						
ARM7TDMI/debuger/tms_latch_r	eg/CKN ((FFDNHD2	2X)	0.00	6.87 f				
ARM7TDMI/debuger/tms_latch_reg/Q (FFDNHD2X) <- 0.18 & 7.05 r									
ARM7TDMI/debuger/tms_s_reg/I) (FFDNH	HD2X)	0.0	0 & 7.	05 r				
data arrival time		7.05							
clock HCLK (fall edge)	(5.00 6.0	0						
clock network delay (propagated)		0.87	6.87						
clock uncertainty	0.10	6.97							
ARM7TDMI/debuger/tms_s_reg/0	CKN (FFI	ONHD2X)		6.9	97 f				
library hold time	0.08	7.05							
data required time		7.05							
data required time		7.05							
data arrival time		-7.05							
slack (MET)		0.00							







Timing Report: Path Information Section

```
Report : timing
      -path full
      -delay max
      -max paths 1
Design : TT
Version: 2000.05
Date : Tue Aug 29 18:22:38 2000
Library: ssc core slow
Operating Conditions: slow 125 1.62
Wire Load Model Mode: enclosed
 Startpoint: data1 (input port clocked by clk)
 Endpoint: u4 (rising edge-triggered flip-flop clocked by clk)
 Path Group: clk
 Path Type: max
 Des/Clust/Port Wire Load Model
                                   Library
 TΤ
                 5KGATES
                                 ssc core slow
```



Timing Report: Path Delay Section





2014/2/15



Timing Report: Path Required Section

Clock Edge







Timing Report: Summary Section











6

Partitioning for Synthesis



8 Preparation for Labs



98 State Key Lab of ASIC & System







- Codes that are functionally equivalent, but coded differently, will give different synthesis results
- You cannot rely solely on Design Compiler to "fix" a poorly coded design!
- Try to understand the "hardware" you are describing, to give DC the best possible starting point





What is partitioning?

Partitioning is the process of dividing complex designs into smaller parts













Are these partitions truly needed?

- Design Compiler must preserve port definitions
- Logic optimization does not cross block boundaries
 - Adjacent blocks of combinational logic cannot be merged
- Path from REG A to REG C may be larger and slower than necessary!







Better Partitioning

Related combinational logic is grouped into one block

- No hierarchy separates combinational functions A, B, and C
- Combinational optimization techniques can now be fully exploited

102 State Key Lab of ASIC & System







Best Partitioning

- Related combinational logic is grouped into the same block with the destination register
 - Combinational optimization techniques can still be fully exploited
- Sequential optimization may now absorb some of the combinational logic into a more complex Flip-Flop

(JK, T, Muxed, Clock-enabled...)





Avoid Glue Logic



Poor Partitioning

The NAND gate at the top level serves only to "glue" the instantiated cells:

Optimization is limited because the glue logic cannot be "absorbed"







Remove Glue Logic Between Blocks



Good Partitioning

- The glue logic can now be optimized with other logic
- Top-level design is only a structural netlist, it does not need to be compiled

2014/2/15

¹⁰⁵ State Key Lab of ASIC & System





Partition the Top-Level design into at least three levels of hierarchy:

1. Top-level 2 Mid-level								
3. Core	╏╎╴┏	MID						
		CLOCK GEN						
		TTAG						
			CORE					
		ASYNCH						

This partitioning is recommended due to:

- Possible technology-dependent ("black box") I/O pad cells
- **O** Possible untestable "Divide By" clock generation
- **O** Possible technology-dependent JTAG circuitry







6 Partitioning for Synthesis

Code for Synthesis

8 Preparation for Labs



¹⁰⁷ State Key Lab of ASIC & System
















8 Preparation for Labs



¹⁰⁹ State Key Lab of ASIC & System





How to start DC

- 1 unix/linux> dc_shell-t dc_shell> source scripts/xx.tcl -e -v
- 2 unix/linux> dc_shell –f scripts/xx.tcl (|tee ./log/run.log)
- 3 unix/linux> design_vision design_vision> source scripts/xx.tcl -e -v







Project Directory









How Get Help?

For example:

- dc_shell> man set_input_delay
- O dc_shell> set_input_delay -help



112 State Key Lab of ASIC & System