IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 48, NO. 6, JUNE 2013

# Clock Multiplication Techniques Using Digital Multiplying Delay-Locked Loops

Amr Elshazly, Member, IEEE, Rajesh Inti, Member, IEEE, Brian Young, Student Member, IEEE, and Pavan Kumar Hanumolu, Member, IEEE

Abstract—A highly-digital clock multiplication architecture that achieves excellent jitter and mitigates supply noise is presented. The proposed architecture utilizes a calibration-free digital multiplying delay-locked loop (MDLL) to decouple the tradeoff between time-to-digital converter (TDC) resolution and oscillator phase noise in digital phase-locked loops (PLLs). Both reduction in jitter accumulation down to sub-picosecond levels and improved supply noise rejection over conventional PLL architectures is demonstrated with low power consumption. A digital PLL that employs a 1-bit TDC and a low power regulator that seeks to improve supply noise immunity without increasing loop delay is presented and used to compare with the proposed MDLL. The prototype MDLL and DPLL chips are fabricated in a 0.13  $\mu$ m CMOS technology and operate from a nominal 1.1 V supply. The proposed MDLL achieves an integrated jitter of 400 fs rms at 1.5 GHz output frequency from a 375 MHz reference clock, while consuming 890  $\mu$ W. The worst-case supply noise sensitivity of the MDLL is 20  $fs_{\rm pp}/mV_{\rm pp}$  which translates to a jitter degradation of 3.8 ps in the presence of 200 mV supply noise. The proposed clock multipliers occupy active die areas of 0.25 mm<sup>2</sup> and 0.2 mm<sup>2</sup> for the MDLL and DPLL, respectively.

Index Terms—Calibration-free, clock multiplier, delta-sigma DAC, deterministic jitter, digital loop filter, digital MDLL, digital PLL, digitally-controlled oscillator (DCO), DPLL, jitter, multiplying delay-locked loop (MDLL), 1-bit TDC, phase-locked loop (PLL), power efficient, power supply noise, reference spur, ring oscillator, supply noise sensitively, TDC-oscillator tradeoff, time-to-digital converter (TDC), transfer function, voltage controlled oscillator (VCO).

#### I. INTRODUCTION

**H** IGHLY digital clock generator architectures, most commonly implemented using digital phase-locked loops (DPLLs), are evolving as the preferred means for synthesizing high frequency on-chip clocks [1]–[7]. By obviating the need for a large loop filter capacitor and high performance charge-pump, DPLLs offer many advantages over classical

Manuscript received October 23, 2012; revised January 31, 2013; accepted February 27, 2013. This paper was approved by Associate Editor Ichiro Fujimori. This work was supported by the Center for Design of Analog-Digital Integrated Circuit (CDADIC), Intel Corporation, and the National Science Foundation (NSF) under CAREER Award EECS-0954969.

A. Elshazly and R. Inti were with the School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR 97331 USA. They are now with Intel Corporation, Hillsboro, OR 97124 USA (e-mail: shazly@ieee.org).

B. Young and P. K. Hanumolu are with the School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR 97331 USA.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2013.2254552

charge-pump PLLs. Their main benefits include small area, reduced sensitivity to analog circuit imperfections, immunity to process, voltage, and temperature (PVT) variations, and easier scalability to newer processes. Because the digital loop filter can be reconfigured dynamically, DPLLs offer flexibility in setting their loop response and optimizing locking behavior [6], [8].

The block diagram of a classical digital PLL is shown in Fig. 1(a). It is composed of a time-to-digital converter (TDC), a digital loop filter (DLF), a supply regulated digitally controlled oscillator (DCO), and a feedback divider. The TDC generates a digital word proportional to the phase difference between the reference (REF) and feedback clock. The TDC output is fed to the DLF, which consists of proportional and integral paths whose gains are denoted as  $K_{BB}$  and  $K_{I}$ , respectively. The proportional-integral filter realizes the Type-II PLL response, and a digital-to-analog converter (DAC) interfaces the DLF to the voltage controlled oscillator (VCO). The output of the DCO is divided by the feedback divider and fed to the TDC input.

In spite of the many advantages of DPLLs, it is difficult to achieve low jitter compared to that of analog PLLs. This is due to different conflicting design requirements. Primary among them is the TDC/DCO coupled noise bandwidth tradeoff, which is illustrated in Fig. 1(b). The TDC quantization noise is lowpass filtered, while the oscillator phase noise is high-pass filtered. This conflicting bandwidth requirement poses several design challenges to simultaneously suppress TDC quantization error and oscillator phase noise (see Fig. 1(c)). For instance, a lower bandwidth suppresses TDC quantization error but cannot adequately suppress oscillator phase noise and vice versa. Consequently, either a high resolution TDC or a low noise oscillator is needed to achieve low jitter at the expense of large power dissipation and area [7]. In [1] a low phase noise LC-DCO is combined with a very low DPLL bandwidth to suppress TDC quantization error. In contrast to this approach, we propose to decouple the TDC/DCO noise bandwidth tradeoff by using a digital multiplying delay-locked loop (MDLL) and use a low resolution TDC and low power oscillator to achieve low jitter.

Jitter is also degraded by supply noise in the oscillator, which often limits the overall jitter performance of a PLL embedded in a large SoC. A low-dropout regulator is commonly used to shield the oscillator from supply noise at the expense of additional area, power, and voltage headroom [9]–[13]. Since the worst-case jitter sensitivity occurs in the vicinity of the DPLL bandwidth, the regulated-PLL power supply noise rejection (PSNR) greatly depends on the regulator to PLL bandwidth ratio. For reasonable suppression, the regulator bandwidth must



Fig. 1. (a) Supply regulated digital PLL block diagram, (b) coupled TDC/DCO bandwidth tradeoff in DPLLs, and (c) the transfer functions from noise sources to output phase noise.

be made much larger than the PLL bandwidth. For instance, to achieve a modest 8 dB of worst-case PSNR, the regulator bandwidth must be fifty times the PLL bandwidth [9]. Therefore, designing the regulator with such a wide bandwidth increases power dissipation.

Additionally, the highly non-linear nature of digital PLLs (DPLLs) makes their output jitter sensitive to loop delay and noise (reference clock jitter). As a result, DPLL design optimization for low jitter becomes very complex [14]. Adding a supply regulator as shown in Fig. 1(a), increases loop delay and further complicates the design. Because the worst-case jitter sensitivity in an analog PLL occurs in the vicinity of its bandwidth, the regulator bandwidth can be appropriately chosen to meet the noise suppression requirements [9]. Unfortunately, the loop delay makes it difficult to predict supply noise to output jitter transfer characteristics of a DPLL. As a result, the regulator bandwidth must be large enough such that it does not impact the loop delay, which mandates it to be much higher than that used in an analog PLL. Using the regulator outside the PLL loop eliminates the impact of loop dynamics on supply noise rejection properties, but this reduces the tuning range of the oscillator. Additionally, generating the regulator's reference voltage requires either using a band-gap voltage reference circuit or a low bandwidth passive RC filter.

To overcome the drawbacks of DPLLs, a new digital MDLL (DMDLL) clock multiplier that seeks reduction of both random and deterministic jitter using a highly digital implementation is presented[15]. The proposed DMDLL achieves sub-picosecond jitter without either using a high resolution TDC or low phase noise DCO. By lowering the MDLL bandwidth aggressively to suppress TDC quantization error, a simple 1-bit TDC is utilized without any oscillator phase noise penalty. The MDLL also demonstrates an outstanding supply noise rejection over a wide operating range using a low-power replica-biased regulator. Implemented in a 0.13  $\mu$ m CMOS technology, the prototype DMDLL achieves an integrated rms jitter of 400 fs, and a worst case supply noise sensitivity of less than 20 fs<sub>pp</sub>/mV<sub>pp</sub> (3.8 ps in the presence of 200 mV supply noise) at 1.5 GHz

output frequency while consuming only 890  $\mu$ W from a nominal 1.1 V supply.

The rest of the paper is organized as follows. After providing a brief overview of conventional MDLLs in Section II, the proposed highly digital MDLL architecture is presented and analyzed in Section III. The circuit implementation details of key building blocks are discussed in Section IV. In Section V, we present a separately optimized DPLL that is used for comparison with the proposed DMDLL. Section VI shows the experimental results obtained from the prototype IC. Finally, key contributions of this work are summarized in Section VII.

#### II. OVERVIEW OF MULTIPLYING DELAY-LOCKED LOOPS

Multiplying delay-locked loops (MDLLs) have been recently proposed for clock multiplication to overcome jitter accumulation in PLLs[16], [17]. The block diagram of a conventional MDLL is shown in Fig. 2. It consists of a phase detector, loop filter, multiplexed ring oscillator, and selection logic. The select logic generates a pulse during which the positive edge of the VCO is replaced by the positive edge of the reference clock as illustrated by timing diagrams in Fig. 3. To ensure clean edge replacement, the reference (REF) and output (OUT) clock edges have to be aligned as shown in Fig. 3(a). In practice, phase detector and charge-pump mismatches causes the loop to settle with a static phase offset (SPO), and the misalignment between REF and OUT clock edges caused by SPO leads to deterministic jitter (shown as  $\Delta T_{DJ}$  in Fig. 3(b)). In other words, SPO appears as periodic error in the output clock period at each reference selection and appears in the output clock spectrum as spurs at integer multiples of the reference frequency. To reduce these spurs, it is important to accurately tune the oscillator until  $\Delta T_{D,I}$  becomes zero.

MDLLs offer superior suppression of VCO phase noise. Fig. 4(a) illustrates the phenomenon of jitter accumulation in VCOs. The accumulated jitter in a VCO is plotted as a function of measurement time interval  $\Delta T[18]$  shows that jitter accumulates indefinitely in an open loop VCO. However, when the VCO is embedded in a PLL, the feedback prevents indefinite



Fig. 2. Conventional MDLL block diagram.



Fig. 3. MDLL timing diagram illustrating periodic reference injection.

jitter accumulation, and the PLL loop suppresses VCO noise within its bandwidth. Because this bandwidth is at most one tenth the reference frequency ( $F_{REF}/10$ ), the jitter suppression is limited as well. However, when the same VCO is embedded in an MDLL loop its jitter accumulation is reset periodically due to the injection of reference clock into the VCO. As a result, MDLL suppresses VCO noise within its bandwidth which is shown to be at least twice the PLL bandwidth[17]. The jitter suppression in an MDLL can also be seen clearly in the frequency domain phase noise plot shown in Fig. 4(b). In both the PLL and MDLL, the VCO phase noise is high-pass shaped by the loop bandwidth. Because MDLL bandwidth can be at least 2.5 × higher than that of a PLL, the in-band phase noise in an MDLL is at least 8 dB lower than that of a PLL.

While analog MDLL clock generators have been shown to have superior random jitter performance compared with PLLs [16], [17], [19], [20], their performance is limited by SPO induced deterministic jitter degradation. In practice, SPO can be as high as 20-to-30 ps, which severely limits the deterministic jitter performance of the MDLL. By obviating the need for a charge-pump, a digital MDLL implementation can eliminate the biggest source of deterministic jitter. In general, MDLLs provide the benefit of better suppression of oscillator's noise at the cost of deterministic jitter caused by mismatches in the charge-pump or phase offset comparison path, and lower filtering of the reference clock noise. In [21], a digital MDLL was proposed using a high resolution TDC to eliminate SPO and



Fig. 4. (a) Jitter accumulation in an open loop VCO, VCO embedded in a PLL, and an MDLL. (b) Frequency domain view of the VCO phase noise suppression in PLLs and MDLLs.

achieve low jitter. While this digital MDLL implementation reduces static phase offset and achieves low jitter, it still requires a high resolution power hungry TDC and is also susceptible to supply noise. To overcome the drawbacks of conventional MDLL implementations, we present a highly digital MDLL architecture that uses only a 1-bit TDC and low power supply regulator to achieve excellent jitter performance and supply noise immunity.

#### III. PROPOSED DIGITAL MDLL ARCHITECTURE

The block diagram of the proposed digital MDLL is shown in Fig. 5 [15]. It consists of a separate frequency-locking loop (FLL) and a type-I multiplying delay-locked loop. The FLL, composed of a frequency detector and accumulator, drives a digitally-controlled multiplexed ring oscillator (DXRO) toward frequency lock. Unlike traditional MDLLs [16], [17], [19], [20] where performance is limited by the phase detector and charge-pump mismatches, the proposed digital MDLL tuning loop utilizes a 1-bit TDC and a digital loop filter (DLF) to drive the digitally-controlled multiplexed ring oscillator (DXRO) toward phase lock. The 1-bit TDC, as opposed to the high resolution power hungry TDC in [21], allows significant power reduction. The divider and selection logic blocks are used to reset jitter accumulation in the oscillator by periodically injecting a clean reference edge. To ensure clean reference injection, the multiplexer in the DXRO is carefully designed. A 1-to-4 demultiplexer eases the speed requirements of fully-synthesized control logic. The effect of loop latency was minimized by feeding only the 14-MSBs of the 18-bit digital accumulator output to the  $\Delta\Sigma$  DAC. The DACs are implemented with a cascade of a digital delta-sigma modulator that truncates the accumulator output and a 15-level current-mode DAC. A second order passive low-pass filter suppresses the out-of-band quantization error and guarantees precise setting of the oscillation frequency to ensure proper reference injection.

Fig. 6 shows the generalized s-domain model of digital MDLLs and PLLs used to calculate the loop bandwidth and noise transfer functions.  $K_{TDC}$  is the TDC gain,  $K_{DCO}$  is the DXRO gain when configured as an oscillator, N is the feedback divide ratio,  $K_P$  is the proportional gain, and  $K_{ACC}$  denotes the integral path gain. In Fig. 6, the effect of reference selection and the oscillator's phase realignment transfer functions are

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 48, NO. 6, JUNE 2013



Fig. 5. Block diagram of the proposed DMDLL.



Fig. 6. Generalized DMDLL/DPLL model.

represented by  ${\rm H}_{\rm RL}(s)$  and  ${\rm H}_{\rm REF}(s),$  respectively and is given by [17]:

$$H_{\rm RL}(s) = 1 - \frac{\beta}{1 + (\beta - 1)e^{-sT_{\rm REF}}} e^{-sT_{\rm REF}/2} \cdot \frac{\sin\left(\left|s \times \frac{T_{\rm REF}}{2}\right|\right)}{\left|s \times \frac{T_{\rm REF}}{2}\right|}$$
(1)

and

$$H_{\text{REF}}(s) = \frac{N\beta}{1 + (\beta - 1)e^{-sT_{\text{REF}}}} \cdot e^{-sT_{\text{REF}}/2} \cdot \frac{\sin\left(\left|s \times \frac{T_{\text{REF}}}{2}\right|\right)}{\left|s \times \frac{T_{\text{REF}}}{2}\right|}$$
(2)

where  $\beta$  represents the realignment coefficient ( $\beta_{\text{MDLL}} = 1$ ,  $\beta_{\text{PLL}} = 0$ ), and  $T_{\text{REF}}$  is the reference clock period. The closed loop transfer function of the MDLL/DPLL is given by

$$\frac{\Phi_{\rm OUT}(s)}{\Phi_{\rm IN}(s)} = \frac{N\left(1 + \frac{sK_{\rm BB}}{K_{\rm I}}\right) \times H_{\rm RL}(s)}{\left(1 + \frac{sK_{\rm BB}}{K_{\rm I}}\right) \times H_{\rm RL}(s) + \frac{s^2N}{K_{\rm I}}} + H_{\rm REF}(s) \quad (3)$$

where  $K_{BB}$  and  $K_{I}$  represents the cumulative gains through the bang-bang proportional and integral paths, respectively, and the transfer functions  $H_{RL}(s)$  and  $H_{REF}(s)$  are given in (1) and (2), respectively. Mathematically,  $K_{BB}$  and  $K_{I}$  are equal to:

$$K_{BB} = K_{TDC} \cdot K_P \cdot K_{DCO}, \qquad (4)$$

$$K_{I} = K_{TDC} \cdot K_{ACC} \cdot K_{DCO}.$$
 (5)

 $K_{BB}$  is equal to zero for the MDLL since the periodic reference selection acts as a proportional path and stabilizes the loop. Because the resetting action happens every reference cycle, the MDLL behaves more like a DLL in its loop dynamics and can be a treated as a first order feedback system. Stability ensured by the reference feed forward injection is illustrated by the second term in (3),  $H_{REF}(s)$ . By setting  $H_{RL} = 1$  and  $H_{REF} = 0$  (see Fig. 6), the model can be used for PLLs and (3) simplifies to the well-known PLL transfer function

$$\frac{\Phi_{\rm OUT}(s)}{\Phi_{\rm IN}(s)} = \frac{N\left(1 + \frac{sK_{\rm BB}}{K_{\rm I}}\right)}{1 + \frac{sK_{\rm BB}}{K_{\rm I}} + \frac{s^2N}{K_{\rm I}}}.$$
(6)

The low bandwidth FLL continuously runs in the background and has no impact on the loop dynamics and is hence not considered in this analysis. Once the FLL is locked, the MDLL tuning loop was designed to cover a wide range of voltage and temperature variations.

Because oscillator noise is suppressed by reference injection, the MDLL bandwidth can be lowered to aggressively suppress TDC quantization error without any oscillator phase noise penalty. This is illustrated by the decoupled TDC/DCO noise



Fig. 7. Decoupled TDC/DCO bandwidth tradeoff in an MDLL, and output phase noise.

bandwidth tradeoff of an MDLL in Fig. 7, where  $\mathrm{BW}_{\mathrm{TDC}}$  and  $\mathrm{BW}_{\mathrm{DCO}}$  are 3 dB noise bandwidths of the TDC and DCO, respectively. As indicated in Fig. 7, in MDLLs the TDC bandwidth can be lowered independently without affecting the oscillator's phase noise filtering, which is not the case in DPLLs. The oscillator's phase noise is also attenuated significantly for frequencies lower than  $BW_{DCO}$  which can be found to be around  $F_{REF}/4$  using (1)–(3). This is at least 2.5× higher than PLLs' highest bandwidth ( $F_{REF}/10$ ) which translates to at least 8 dB of phase noise and supply noise suppression. While the TDC and DCO noise can be suppressed in MDLLs much more than PLLs, the reference phase noise is attenuated less compared to PLLs. Leveraging this decoupled tradeoff, the proposed MDLL uses a 1-bit TDC to detect the sign of the phase error. The TDC output is then fed to the digital loop filter which drives the digitally-controlled multiplexed oscillator toward phase lock. The divider in combination with the selection logic resets jitter accumulation in the oscillator. To achieve a wide operating range, a fully synthesized frequency-locking loop (FLL) is used to drive the DXRO toward frequency lock. Using separate DACs in the FLL and the MDLL relaxes the stringent quantization error requirements otherwise present in a shared DAC architecture.

Interestingly, the reference injection that reduces jitter accumulation in MDLLs also makes them more immune to supply noise compared to PLLs. Because supply noise also causes jitter to accumulate in a VCO, realignment of the VCO edge with the reference edge reduces supply noise induced jitter as well. The magnitude response of the VCO supply to PLL phase output transfer function exhibits a well-known band-pass transfer characteristic indicating that the PLL is most sensitive around its bandwidth. However, in an MDLL the output phase noise due to supply noise is inherently suppressed by at least 8 dB more, just like oscillator phase noise as discussed earlier. In our design, this property is combined with a high PSRR regulator to achieve excellent supply noise immunity. A low drop-out replica-biased regulator is used to shield the oscillator supply, which makes the proposed DMDLL immune to supply noise. Since the regulator is embedded in very low bandwidth FLL, the regulator bandwidth can also be chosen to be low. This allows to improve regulator's PSRR with minimal power penalty.



Fig. 8. (a) Schematic of the 1-bit TDC, (b) the effect of clock jitter on the sampling voltage error, and (c) simulated TDC phase offset using Monte-Carlo analysis.

#### **IV. BUILDING BLOCKS**

The transistor-level implementation details of key building blocks are discussed in this section. All digital building blocks such as the digital  $\Delta\Sigma$  modulators and accumulators are synthesized using standard cells.

# A. Low Power 1-Bit TDC

The schematic of the 1-bit TDC is shown in Fig. 8(a) wherein the flip-flops are realized using sense-amplifier flip-flops [22]. The TDC sub-samples the output clock with the input reference clock using a flip-flop. It detects the sign of the phase error in the form of early/late decisions. The first flip-flop, FF1, output is re-sampled by an identical flip-flop, FF2, to reduce hysteresis caused by output state-dependent loading. Because there are only two flip-flops clocked at relatively low reference frequency, this TDC is very power efficient. However, as with analog MDLLs, the input referred voltage offset of the FF1 appears as static phase offset and causes deterministic jitter (see Fig. 3(b)).



Fig. 9. Block diagram of the MDLL digital loop filter (DLF  $_{\rm MDLL}$  ).

The voltage offset is minimized by increasing device dimensions, and the impact of voltage offset on phase offset is minimized by reducing the rise/fall times of both the reference and feedback clocks. Fig. 8(b) illustrates graphically the relationship between voltage offset of the 1-bit TDC and the sampling error. If the input to the TDC is a time-varying signal, then a sampling time error of  $\Delta t$  results in a change in the sampled voltage by  $\Delta V$ , and vice versa. The 1-bit TDC offset was simulated using Monte-Carlo analysis and the histogram of the SPO is shown in Fig. 8(c). The standard deviation of the voltage offset is approximately 7.5 mV. Therefore, with a rise/fall time of 30 ps, the voltage offset translates to a phase offset of less than 0.23 ps as indicated by the histogram in Fig. 8(c).

# B. Digital Loop Filter (DLF)

The block diagram of the digital loop filter is shown in Fig. 9. It consists of a simple digital accumulator which is driven by the sign of the phase error. A 1-to-4 demultiplexer is used to ease the speed requirements of the fully-synthesized 18-bit accumulator. The impact of TDC quantization error on output jitter is minimized by lowering the time constant of the digital accumulator. Recall that lowering the DMDLL bandwidth does not exacerbate oscillator phase noise. The dithering jitter caused by excessive loop delay is reduced by ignoring the accumulator's lower 4-LSBs. In other words, only the 14-MSBs are used by the high resolution  $\Delta\Sigma$  digital-to-analog converter.

# C. $\Delta\Sigma$ Digital-to-Analog Converter

The block diagram of the digital-to-analog converter (DAC) used in both the MDLL tuning loop and the FLL loop is shown in Fig. 10. A 14-bit second order digital delta-sigma modulator (DSM) truncates the 14-bit accumulator output (D<sub>I</sub>) to 15-levels and drives a current mode DAC. The current-mode DAC consisting of 15 matched current sources converts the digital input to an equivalent output current (see Fig. 10). Resistor R converts the DAC output current to voltage. A second order passive low-pass filter (LPF), with a 500 kHz bandwidth, suppresses out-of-band quantization error and generates control voltage of the oscillator, (V<sub>FLL</sub> or V<sub>TUNE</sub>). While the  $\Delta\Sigma$  DAC architecture eases hardware requirements, the LPF increases loop latency and degrades jitter performance. Loop delay causes the accumulator code to dither by more than 1-LSB. To minimize resulting jitter degradation, the lower 4-LSBs of the accumulator output are ignored. In other words, an 18-bit accumulator is implemented and only the 14-MSBs are fed to the digital  $\Delta\Sigma$ modulator.

# D. Digitally Multiplexed Ring Oscillator (DXRO)

The schematic of the multiplexed ring oscillator is shown in Fig. 11. It is composed of a cascade of a multiplexer and three pseudo-differential delay cells that are tuned by the FLL and the MDLL by varying the supply voltage and the output time constant, respectively. The delay cells are implemented using CMOS inverters coupled in a feed-forward manner to ensure differential operation. The supply noise sensitivity of the oscillator is reduced by using a replica-biased regulator which buffers the frequency-tuning voltage  $V_{\rm FLL}$  and generates the DXRO supply voltage, V<sub>DD,VCO</sub>. The degradation of jitter due to supply noise in the delay tuning path of the DXRO is minimized by reducing the gain and decoupling control voltage,  $V_{TUNE}$ , from the supply voltage. The simulated VCO phase noise plot at 1.5 GHz output frequency is shown in Fig. 12. At 1 MHz offset, the VCO phase noise is  $-88 \,\mathrm{dBc/Hz}$  for the open loop VCO, which reduces to -130 dBc/Hz when the VCO is used in the proposed DMDLL. The oscillator consumes only 250  $\mu$ W of power and yet achieving an excellent overall phase noise.

#### E. Replica-Biased Regulator

The schematic of the replica-biased regulator, optimized to achieve high supply noise rejection, is shown in Fig. 13(a). It buffers the FLL control voltage, and generates the virtual supply voltage of the oscillator denoted as VDD, VCO. Because the regulator is placed in the low-bandwidth FLL, wide-band supply noise rejection is achieved by introducing a low-frequency pole  $\omega_{\rm D}$  at the VCO supply node[9]. By making  $\omega_{\rm D}$  to be lower than the pole at the amplifier output,  $\omega_A$ , the peaking present in the power supply rejection plots of conventional regulators can be eliminated. By closing the feedback around the replica of the VCO, a replica-biased regulator facilitates an area efficient means to introduce the low frequency pole  $\omega_{\rm D}$ . The simulated PSRR curves for various values of the bypass capacitance  $C_D$ shown in Fig. 13(b) illustrate this improvement. As expected, increasing  $C_D$  lowers  $\omega_D$  and improves PSRR beyond the amplifier output pole  $\omega_A$ . The value of  $C_D$  was chosen to be 150 pF in the prototype, as a tradeoff between PSRR and area. The replica load is implemented with stacked diode-connected devices to achieve good matching with the VCO.

#### F. Frequency-Locking Loop (FLL)

To extend the operating range of the MDLL, a fully synthesized frequency-locking loop (FLL) is used to drive the DXRO toward frequency lock (see Fig. 5). A counting type frequency detector is employed in this implementation, and its schematic is shown in Fig. 14. Frequency error is found by measuring the difference between the number of oscillator periods in adjacent reference periods. The DXRO clock is first divided by 64 before it is provided to a 14-bit counter to relax the counter speed requirements. Deviation of the counter output from 128, between the two divided clocks, is the measure of frequency error. A cascade of two registers is used to perform digital differentiation  $1 - z^{-1}$  and the resulting frequency error is fed to the digital loop filter. The 14-bit DAC in the FLL is implemented using a delta-sigma modulator and 15-level current mode DAC (shown as  $\Delta\Sigma$ -IDAC in Fig. 5). A second order passive low pass filter



Fig. 10. Block diagram of the delta-sigma DAC and circuit schematic of the 15-level current mode DAC and post filter.



Fig. 11. Schematic of the proposed regulated multiplexed ring oscillator.



Fig. 12. Simulated phase noise for the proposed DMDLL at 1.5 GHz output frequency.

and the low bandwidth regulator suppress the delta-sigma truncation error.

# V. OPTIMIZED DPLL ARCHITECTURE

For comparison with the proposed DMDLL, a digital PLL was also implemented using identical blocks to those of the



Fig. 13. (a) Schematic of the high PSRR replica-biased regulator, and (b) the simulated PSRR for different bypass capacitor ( $C_D$ ) values.



Fig. 14. Block diagram of the frequency detector.



Fig. 15. Block diagram of the optimized DPLL implemented using identical blocks to the MDLL.

MDLL and the same reference clock frequency [23]. The DPLL is separately optimized for low jitter and high supply noise rejection. The block diagram of the supply noise regulated Type-II DPLL is shown in Fig. 15. It consists of separate bang-bang 1-bit TDC proportional and digital integral paths, a digitally controlled oscillator (DCO), a replica regulator, and a feedback divider. A flip-flop (FF) acts as an early/late detector on classical 3-state PFD outputs and drives the oscillator and the digital accumulator to implement the proportional and integral controls, respectively.

Similar to the MDLL, the low bandwidth digital integral path suppresses phase quantization error of the FF, the dithering jitter is mainly caused by the proportional path. The digital loop filter and the digital  $\Delta\Sigma$  modulator are identical to those of the DMDLL, and a second order passive low-pass filter suppresses the out-of-band quantization error and drives the integral control voltage input of the oscillator. In the DPLL, the same DXRO is used in a continuously running digitally-controlled oscillator (DCO) mode, and the reference edge injection is disabled by always selecting the oscillator's output to close the oscillator's feedback loop. An identical replica-biased regulator was used for fair comparison with regard to the supply noise rejection properties. As will be shown next in the measurement results section, the DPLL performance is comparable to the state-of-the-art digital PLL clock multipliers.

# VI. EXPERIMENTAL RESULTS

The prototype DMDLL and DPLL were fabricated in a 0.13  $\mu$ m CMOS process and the die photographs are shown in Fig. 16. The prototype chips occupy active areas of 0.25 mm<sup>2</sup> and 0.2 mm<sup>2</sup> for the DMDLL and DPLL, respectively. Both designs operate over a wide range of output frequencies of 0.8-to-2 GHz from a 1.1 V supply. At 1.5 GHz output frequency, the DMDLL consumes only 890  $\mu$ W and the DPLL consumes 1.35 mW.

The measurement setup used to characterize the prototype ICs is shown in Fig. 17. Supply noise measurements are performed by modulating the VCO supply with sinusoidal tone. An arbitrary waveform generator (Tektronix AWG7122B) is used to provide the input reference clock, while an RF signal generator (Fluke 6062A) is used to introduce sinusoidal noise tones on the VCO supply. Since the prototype chips' feedback divide ratio is fixed at four, the desired output frequency was



Fig. 16. MDLL and DPLL die photographs.

obtained by varying the reference frequency. A communication signal analyzer (Tektronix CSA8200) was used for the time domain long-term absolute jitter measurements. The spectrum analyzer (Tektronix RSA3308B) is used to measure the reference and noise spurs. To guarantee the fidelity of all supply noise measurements, an integrated supply noise monitor, implemented using a wide bandwidth voltage follower, is used to measure the amount of on-chip VCO supply noise. Unless otherwise stated, all measurement results reported are obtained with a reference frequency of 375 MHz. Fig. 18 shows the measured phase noise spectrum at 1.5 GHz output frequency. The measured phase noise at 1 MHz offset is nearly -129 dBc/Hz and -112 dBc/Hz for the DMDLL and DPLL designs, respectively. The measured MDLL phase noise at 1 MHz (-129 dBc/Hz), is only 1 dB higher than the simulated phase noise (-130 dBc/Hz as shown in Fig. 12), demonstrates the ability of the MDLL to suppress the -88 dBc/Hz open loop oscillator's noise significantly. The rms jitter obtained by integrating phase noise from 10 kHz-to-100 MHz is only 400 fs for DMDLL and it is 3.2 ps for the DPLL. In the case of the DPLL, limit cycle induced peaking at around 40 MHz increases the rms jitter. This peaking also exacerbates supply noise sensitivity, and as expected, no such peaking is observed for the DMDLL.

The quality of the external reference clock is important in determining the quality of the MDLL. Even though a low jitter reference clock was used, the DMDLL output phase noise was dominated by the arbitrary waveform generator (AWG7122B) for frequencies lower than 100 MHz. The reference phase noise is -110 dBc/Hz and -145 dBc/Hz at frequency offsets of 10 kHz and 1 MHz, respectively [24]. As shown in Fig. 18, the phase noise of the DMDLL is -97 dBc/Hz and -129 dBc/Hzat frequency offsets of 10 kHz and 1 MHz, respectively. This is only 12.5 dB (ideally 12 dB for a divide ratio of 4) higher than the reference frequency at the low frequency (10 kHz). At 1 MHz frequency offset, the output phase noise is 15 dB



Fig. 17. Measurement setup.

higher than the reference noise, and the phase noise is dominated by the oscillator's phase noise at higher frequencies (measured -129 dBc/Hz, and simulated -130 dBc/Hz at 1 MHz as shown in Fig. 12).

The jitter accumulation in both designs is investigated by measuring the long-term jitter. Fig. 19 shows the measured jitter histograms at 1.5 GHz output frequency. The long-term absolute jitter measured over 5 M hits is only 920  $fs_{rms}$  and 9.2 ps peak-to-peak for the DMDLL, which is about  $4 \times$  lower than that of the DPLL. The DPLL jitter is about  $4.2 \text{ ps}_{rms}$  and 32 ps peak-to-peak.

The effectiveness of the proposed supply regulation scheme is evaluated by measuring the output jitter when a large 200  $mV_{pp}$  sinusoidal tone is superimposed on the VCO supply voltage. The measured peak-to-peak jitter degradation (calculated by subtracting the jitter in the absence of the supply noise) is plotted in Fig. 20. This plot quantifies the measured dynamic supply noise sensitivity by plotting peak-to-peak jitter degradation as the supply noise frequency is swept from 1 MHz-to-1.4 GHz. In the worst case, long-term peak-to-peak MDLL jitter degraded by only 3.8 ps peak-to-peak resulting in a supply noise sensitivity of less than 20 fs/mV (see Fig. 21). This is  $3 \times \text{lower than the 12 ps} (50 \text{ fs}_{pp}/\text{mV}_{pp})$  of the DPLL. The plot corresponding to the DPLL (Fig. 20) shows that the supply noise sensitivity is highest around 40 MHz, which is the peaking frequency identified earlier in the phase noise plot. This peaking is attributed to the limit cycles present in the steady-state of the DPLL.

Fig. 22 shows the measured output spectrum of the DMDLL. The reference spur, shown in Fig. 22(a), is -55.6 dBc, which translates to only 0.7 ps<sub>pp</sub> deterministic jitter estimated using the following equation [9]:

$$DJ_{OUT} = \frac{2}{\pi} T_{OUT} \times 10^{Spurs(dBc)/20}$$
(7)

where  $T_{OUT}$  is the output clock period, Spurs (dBc) is the difference between the spurious reference tone and that of the carrier. The measured output spectrum when 200 mV<sub>pp</sub> supply noise is introduced at the worst case noise frequency of 100 MHz is depicted in Fig. 22(b). Compared to the case when there is no supply noise, the reference spurs are not degraded but the spurs due to supply noise are found to be at about -48 dBc level which translates to a supply noise induced jitter degradation of only 1.6 ps peak-to-peak.

Similarly for the case of DPLL, the measured reference spurs are found to be -46 dBc (illustrated in Fig. 23(a)). In the presence of 200 mV<sub>pp</sub> supply noise, the worst-case reference and supply noise spurs are measured to be -46 dBc and -31 dBc, respectively (shown Fig. 23(b)). The deterministic jitter degradation due to these spurs is 11.5 ps peak-to-peak, which is  $7 \times$ worse than the MDLL. Fig. 24 demonstrates the impact of  $K_{BB}$ on the jitter performance in the absence of supply noise for the DPLL and the MDLL. In case of the DPLL, at lower values of  $K_{BB}$  the oscillator phase noise dominates the output jitter, and as K<sub>BB</sub> increases, the dithering jitter starts to dominate. Larger K<sub>BB</sub> values leads to increased phase noise peaking at frequencies much higher than DPLL tracking bandwidth which results in much higher jitter. This peaking is due to the limit cycles present in the steady-state of the bang-bang PLLs [14] as illustrated earlier in the phase noise plot. Note that, the DPLL is separately optimized for low jitter and K<sub>BB</sub> is always much higher than  $K_I$  to maintain the DPLL's loop stability for all  $K_{BB}$  values. However, for the MDLL the worst-case peak-to-peak jitter is not degraded for different values of K<sub>I</sub>.

The performance of the prototype digital MDLL and DPLL are summarized and compared with state-of-the-art MDLLs and supply regulated PLLs in Table I. The proposed MDLL and DPLL achieve excellent jitter performance while consuming only 890  $\mu$ W and 1.35 mW for the MDLL and DPLL, respectively. The MDLL achieves the lowest supply noise sensitivity of 20 fs/mV with 3× lower power compared to state-of-the-art



Fig. 18. Measured phase noise at 1.5 GHz output frequency.



Fig. 19. Measured long-term jitter histograms (5 M hits) at 1.5 GHz output frequency.

MDLLs designs and  $4 \times$  lower power than supply regulated analog PLLs. Compared to state-of-the-art DPLLs, the proposed MDLL demonstrates  $40 \times$  supply noise sensitivity improvement with lower power consumption while achieving less jitter.

Table II shows that the proposed MDLL compares very favorably with state-of-the-art clock multipliers with similar reference frequency range and multiplication ratio. For lower reference frequencies, the increase in output jitter due to the oscillator's phase noise (less DCO bandwidth  $BW_{DCO} = F_{REF}/4$ ) can be simply mitigated with a small power penalty. Compared to a PLL where the oscillator's power needed to achieve the same jitter performance is significantly higher, MDLLs offer a very attractive alternative with great power savings and excellent jitter performance.



Fig. 20. Measured peak-to-peak jitter degradation as a function of supply noise frequency at 1.5 GHz output frequency.



Fig. 21. Measured long-term jitter histograms at 1.5 GHz output frequency with 200 mV\_{pp} supply noise at the worst case noise frequency.



Fig. 22. Measured MDLL spurs (a) reference spurs for a quiet supply voltage, and (b) reference and supply noise induced spurs, in the presence of 200 mV<sub>pp</sub> at worst case supply noise frequency.

#### VII. CONCLUSION

Digital phase-locked loops have emerged as attractive alternatives to classical analog PLLs in many applications. While DPLLs offer many advantages in terms of reconfigurability, small area, and design time, they suffer from coupled tradeoff between TDC resolution and DCO phase noise. Because the TDC quantization error is low-pass filtered and the oscillator phase noise is high-pass filtered, it is very challenging to simultaneously suppress both these noise sources. In practice, either a high resolution TDC or low phase noise DCO is used to lower jitter. In contrast to this, the proposed architecture utilizes a calibration-free digital multiplying delay-locked loop to decouple this tradeoff with minimal power penalty. Because oscillator noise is suppressed by reference injection, we propose to reduce the MDLL bandwidth to aggressively suppress TDC quantization error without any oscillator phase noise penalty. Consequently, the prototype MDLL employs only a 1-bit TDC and achieves an integrated jitter of 400 fs rms at 1.5 GHz output frequency while consuming 890  $\mu$ W. Compared to this, an optimized DPLL consumes 1.35 mW and its jitter is worse than 3 ps rms.

This paper also addressed the issue of supply noise in both digital PLLs and MDLLs. By using a low power regulator only in the integral path of a DPLL and MDLL, supply noise immunity is improved without increasing loop delay. The



Fig. 23. Measured DPLL (a) reference spurs for a quiet supply voltage, and (b) reference and spurs with 200 mV<sub>PP</sub> supply noise at the worst case supply noise frequency of 40 MHz.



Fig. 24. Measured peak-to-peak DPLL and MDLL output jitter.

worst-case supply noise sensitivity of the MDLL and DPLL is  $20 \text{ f}_{\text{Spp}}/\text{mV}_{\text{pp}}$  and  $50 \text{ f}_{\text{Spp}}/\text{mV}_{\text{pp}}$ , respectively. This translates to a jitter degradation of 3.8 ps (MDLL) and 12 ps (DPLL) in the presence of 200 mV supply noise. The proposed clock multipliers occupy active die areas of 0.25 mm<sup>2</sup> and 0.2 mm<sup>2</sup> for the MDLL and DPLL, respectively.

	This Work		[20]	[16]	[21]	[25]	[9]
	MDLL	DPLL	ISSCC 11	JSSC 02	JSSC 08	CICC 10	JSSC 09
Technology	0.13µm	0.13µm	65nm	0.18µm	90nm	65nm	0.18µm
Supply [V]	1.1	1.1	1.2/1.0	1.8	1.2	1.0	1.8
Output Freq. [GHz]	1.5	1.5	4.6	2.0	1.6	3.0	1.5
Ref Freq. [MHz]	375	375	575	250	50	300	375
Ref Spurs [dBc]	-55.6	-46.5	-46	-37	-58.3	N/A	N/A
Integ RMS Jitter [ps]	0.4	3.2	N/A	N/A	0.68	N/A	N/A
Power [mW]	0.89	1.35	6.8	12	9.2*	2.0	3.9
Jitter RMS/PP [ps]	0.9/9.2	4.2/30	2.0/17.8	1.73/15.6	0.93/11.1	2.1/21.9	1.9/15
w/o Supply Noise	5M hits	5M hits	235k hits	25k hits	30M hits	153k hits	20k hits
Jitter RMS/PP [ps]	1.6/13	6.9/42	NI/A	N/A N/A	NI/A	3.93/34.4	4.9/25
w/ Supply Noise	$200 \mathrm{mV}_{\mathrm{pp}}, 100 \mathrm{MHz}$	$200 \mathrm{mV}_{\mathrm{pp}}, 40 \mathrm{MHz}$	IN/A		$14.7 \mathrm{mV}_{\mathrm{RMS}}$	$200 \mathrm{mV}_{\mathrm{pp}}, 8.85 \mathrm{MHz}$	
Worst-case SN Freq.	100MHz	40MHz	N/A	N/A	N/A	N/A	8.85MHz
Supply Sensitivity	20fs/mV	50fs/mV	N/A	N/A	N/A	850fs/mV**	50fs/mV
Power [mW/GHz]	0.6	0.9	1.48	6.0	5.75*	0.66	2.6
Implementation	DMDLL	DPLL	MDLL	MDLL	DMDLL	DPLL	PLL
Area [mm <sup>2</sup> ]	0.25	0.2	0.025	0.05	0.76*	0.26	0.093

 TABLE I

 PERFORMANCE COMPARISON OF THE PROPOSED MDLL AND DPLL WITH STATE-OF-THE-ART DESIGNS.

\* Off-chip components: area of 0.7mm<sup>2</sup> and power of 4.1 mW [21]

\*\* Supply noise sensitivity in  $f_{SPP}/mV_{RMS}$ , while the rest are in  $f_{SPP}/mV_{PP}$ 

# TABLE II

COMPARISON OF THE MDLL WITH CLOCK MULTIPLIERS USING SIMILAR REFERENCE CLOCK FREQUENCY.

	This Work	CICC 12 [26]	VLSI 11 [27]	JSSC 08 [4]
Technology	0.13µm	40nm	40nm	65nm
Supply [V]	1.1	1.1	1.1	1.2
Reference [MHz]	200-500	200-800	312.5-700	125-500
Output Frequency [GHz]	0.8-2.0	0.8-3.2	1.25-2.8	1.0-4.0
Integrated RMS Jitter [ps]	0.4	N/A	N/A	N/A
Power [mW/GHz]	0.6	3.5-5.0	2.4**	8.4
Jitter RMS/PP [ps]	0.9 /9.2	N/A	N/A	6.0 /N/A
Implementation	DMDLL	MILO*	MILO*	DPLL

\* Multiplying Injection Locked Oscillator (MILO)

\*\* mW/Gb/s/lane, individual MILO power is not reported [27]

#### ACKNOWLEDGMENT

The authors would like to thank Prof. K. Mayaram of Oregon State University, and F. O'Mahony and T. Musah of Intel for useful discussion.

#### REFERENCES

- R. B. Staszewski, J. L. Wallberg, S. Rezeq, C.-M. Hung, O. E. Eliezer, S. K. Vemulapalli, C. Fernando, K. Maggio, R. Staszewski, N. Barton, M.-C. Lee, P. Cruise, M. Entezari, K. Muhammad, and D. Leipold, "All-digital PLL and transmitter for mobile phones," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2469–2482, Dec. 2005.
- [2] J. Lin, B. Haroun, T. Foo, J.-S. Wang, B. Helmick, S. Randall, T. Mayhugh, C. Barr, and J. Kirkpatrick, "A PVT tolerant 0.18 MHz to 600 MHz self-calibrated digital PLL in 90 nm CMOS process," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2004, pp. 488–489.
- [3] M. Song, Y.-H. Kwak, S. Ahn, W. Kim, B. Park, and C. Kim, "A 10 MHz to 315 MHz cascaded hybrid PLL with piecewise linear calibrated TDC," in *Proc. IEEE Custom Int. Circuits Conf. (CICC)*, Sep. 2009, pp. 243–246.
- [4] J. A. Tierno, A. V. Rylyakov, and D. J. Friedman, "A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI," *IEEE J. Solid-State Circuits*, vol. 43, pp. 42–51, Jan. 2008.

- [5] P. Hanumolu, G.-Y. Wei, U. Moon, and K. Mayaram, "Digitally-enhanced phase-locking circuits," in *Proc. IEEE Custom Int. Circuits Conf. (CICC)*, Sep. 2007, pp. 361–368.
- [6] S.-Y. Yang and W.-Z. Chen, "A 7.1 mW 10 GHz all-digital frequency synthesizer with dynamically reconfigurable digital loop filter in 90 nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2009, pp. 90–91.
- [7] C.-M. Hsu, M. Z. Straayer, and M. H. Perrott, "A low-noise, wide-BW 3.6 GHz digital ΔΣ fractional-N frequency synthesizer with a noiseshaping time-to-digital converter and quantization noise cancellation," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2008, pp. 340–341.
- [8] N. D. Dalt, E. Thaller, P. Gregorius, and L. Gazsi, "A compact tripleband low-jitter digital LC PLL with programmable coil in 130-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 40, no. 7, pp. 1482–1490, Jul. 2005.
- [9] A. Arakali, S. Gondi, and P. Hanumolu, "Low-power supply-regulation techniques for ring oscillators in phase-locked loops using a split-tuned architecture," *IEEE J. Solid-State Circuits*, vol. 44, no. 8, pp. 2169–2181, Aug. 2009.
- [10] K.-Y. K. Chang, J. Wei, C. Huang, S. Li, K. Donnelly, M. Horowitz, Y. Li, and S. Sidiropoulos, "A 0.44-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs," *IEEE J. Solid-State Circuits*, vol. 38, no. 5, pp. 747–754, May 2003.

- [11] S. Sidiropoulos, D. Liu, J. Kim, G.-Y. Wei, and M. Horowitz, "Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2000, pp. 124–127.
- [12] E. Alon, J. Kim, S. Pamarti, K. Chang, and M. Horowitz, "Replica compensated linear regulators for supply-regulated phase-locked loops," *IEEE J. Solid-State Circuits*, vol. 41, no. 2, pp. 413–424, Feb. 2006.
- [13] W. Grollitsch, R. Nonis, and N. Da Dalt, "A 1.4 psrms-period-jitter TDC-less fractional-N digital PLL with digitally controlled ring oscillator in 65 nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2010, pp. 478–479.
- [14] N. Da Dalt, "A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs," *IEEE Trans. Circuits Syst. I*, vol. 52, no. 1, pp. 21–31, Jan. 2005.
- [15] A. Elshazly, R. Inti, B. Young, and P. Hanumolu, "A 1.5 GHz 890 μW digital MDLL with 400 fs<sub>rms</sub> integrated jitter -55.6 dBc reference spur and 20 fs/mV supply-noise sensitivity using 1b TDC," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2012, pp. 242–243.
- [16] R. Farjad-Rad *et al.*, "A low-power multiplier DLL for low-jitter multigigahertz clock generation in highly integrated digital chips," *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 1804–1812, Dec. 2002.
- [17] S. Ye, L. Jansson, and I. Galton, "A multiple-crystal interface PLL with VCO realignment to reduce phase noise," *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 1795–1803, Dec. 2002.
- [18] J. A. McNeill, "Jitter in ring oscillators," *IEEE J. Solid-State Circuits*, vol. 32, no. 6, pp. 871–872, Jun. 1997.
- [19] G.-Y. Wei, J. T. Stonick, D. Weinlader, J. Sonntag, and S. Searles, "A 500 MHz MP/DLL clock generator for a 5 Gb/s backplane transceiver in 0.25 μm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2003, pp. 464–465.
- [20] T. A. Ali, A. A. Hafez, R. Drost, R. Ho, and C.-K. K. Yang, "A 4.6 GHz MDLL with – 46 dBc reference spur and aperture position tuning," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2011, pp. 466–467.
- [21] B. Helal, M. Z. Straayer, G.-Y. Wei, and M. H. Perrott, "A highly digital MDLL-based clock multiplier that leverages a self-scrambling time-to-digital converter to achieve subpicosecond jitter performance," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 855–863, Apr. 2008.
- [22] B. Nikolić, V. G. Oklobdžija, V. Stojanović, W. Jia, J. K.-S. Chiu, and M. Leung, "Improved sense-amplifier-based flip-flop: Design and measurements," *IEEE J. Solid-State Circuits*, vol. 35, no. 6, pp. 876–884, Jun. 2000.
- [23] A. Elshazly, R. Inti, M. Talegaonkar, and P. Hanumolu, "A 1.5 GHz 1.35 mW – 112 dBc/Hz in-band noise digital phase-locked loop with 50 fs/mV supply-noise sensitivity," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2012, pp. 188–189.
- [24] AWG7000 Arbitrary Waveform Generator. Tektronix. [Online]. Available: http://www.tektronix.com/awg7000
- [25] J. Crossley, E. Naviasky, and E. Alon, "An energy-efficient ring-oscillator digital PLL," in *Proc. IEEE Custom Int. Circuits Conf. (CICC)*, Sep. 2010.
- [26] M. Hossain, K. Kaviani, B. Daly, M. Shirasgaonkar, W. Dettloff, T. Stone, K. Prabhu, B. Tsang, J. Eble, and J. Zerbe, "A 6.4/3.2/1.6 Gb/s low power interface with all digital clock multiplier for on-the-fly rate switching," in *Proc. IEEE Custom Int. Circuits Conf. (CICC)*, Sep. 2012.
- [27] J. Zerbe et al., "A 5.6 Gb/s 2.4 mW/Gb/s bidirectional link with 8 ns power-on," in *IEEE VLSI Circuits Symp. Tech. Papers*, Jun. 2011, pp. 82–83.



Amr Elshazly (S'04–M'13) received the B.Sc. (Hons.) and M.Sc. degrees in electrical engineering from Ain Shams University, Cairo, Egypt, in 2003 and 2007, respectively, and the Ph.D. degree in electrical engineering from the Oregon State University, Corvallis, OR, USA, in 2012.

He is currently a Design Engineer at Intel Corporation, Hillsboro, OR, USA, developing high-performance high-speed I/O circuits and architectures for next generation process technologies. From 2004 to 2006, he was a VLSI Circuit Design

Engineer at AIAT, Inc. working on the design of several RF building blocks such as PLLs, FM receivers, and LNAs. From 2006 to 2007, he was with Mentor Graphics, Inc., Cairo, designing multi-standard clock and data recovery circuits for high speed-serial links. His research interests include high-speed

serial links, frequency synthesizers, digital phase-locked loops, multiplying delay-locked loops, clock and data recovery circuits, data converter techniques, and low-power mixed-signal circuits.

Dr. Elshazly received the Analog Devices Outstanding Student Designer Award in 2011, and the Graduate Research Assistant of the Year Award in 2012 from the College of Engineering at Oregon State University. He serves as a reviewer for the IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I and II, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS, IEEE International Symposium on Circuits and Systems, IEEE International Conference of Electronic Circuits Systems, and IEEE Asian Solid State Circuits Conference.



**Rajesh Inti** received the B.E. degree from the National Institute of Technology, Tiruchirapalli, India, in 2003, the M.S. degree from the Indian Institute of Technology, Madras, India, in 2007, and the Ph.D. degree in electrical engineering from Oregon State University, Corvallis, OR, USA, in 2011.

From 2003 to 2005, he was a Design Engineer at Analog Devices, Bangalore, India. He is currently a Research Scientist in the Circuits Research Lab (CRL), Intel Corp., Hillsboro, OR, USA, working on low-power, high-speed I/O interfaces.

Dr. Inti received the 2011 Analog Devices Outstanding Student Designer Award. He serves as a reviewer for IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I & II, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS, IEEE Symposia on VLSI Technology and Circuits, IEEE International Symposium on Circuits and Systems, and IEEE Midwest Symposium on Circuits and Systems.



**Brian Young** received the B.S. degree in electrical engineering from the Pennsylvania State University, University Park, PA, USA, in 2000. He is currently working towards the Ph.D. degree in electrical engineering at Oregon State University, Corvallis, OR, USA.

From 2000 to 2003, he was a Design Engineer with the Timing Solutions Operation, Motorola. From 2003 to 2007, he was a Mixed-Signal Design Engineer with AMI Semiconductor. His research interests include low-voltage mixed-signal circuits,

time-to-digital converters, digital phase-locked loops, and time-based ADCs. Mr. Young received the 2010 and 2013 Analog Devices Outstanding Student Designer Award.



**Pavan Kumar Hanumolu** (S'99–M'07) received the B.E. (Hons.) degree from the Birla Institute of Technology and Science, Pilani, India, in 1998, the M.S. degree from the Worcester Polytechnic Institute, Worcester, MA, USA, in 2001 and the Ph.D. degree from the Oregon State University, Corvallis, OR, USA, in 2006.

He is currently an Associate Professor in the school of Electrical Engineering and Computer Science at Oregon State University. His research interests include high-speed, low-power I/O interfaces, digital

techniques to compensate for analog circuit imperfections, time-based signal processing, and power-management circuits.

Dr. Hanumolu received the National Science Foundation CAREER Award in 2010, the Engelbrecht Young Faculty Award in 2009, the Professor of the Year Award in 2008, and the Faculty of the Year Award in 2011 from the College of Engineering and the School of EECS at Oregon State University. He was a co-recipient of the Custom Integrated Circuits Conference (CICC) 2006 best student paper award. He was an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS from 2008 to 2010 and a Guest Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS from 2009 to 2011. He currently serves as an Associate Editor of the IEEE TRANSACTIONS on VERY LARGE SCALE INTEGRATION SYSTEMS, and as a member of the IEEE Custom Integrated Circuits Conference and VLSI Circuits Symposium Technical Program Committees.