# A 40 mV-Differential-Channel-Swing Transceiver Using a RX Current-Integrating TIA and a TX Pre-Emphasis Equalizer With a CML Driver at 9 Gb/s

Il-Min Yi, Soo-Min Lee, Seung-Jun Bae, Young-Soo Sohn, Jung-Hwan Choi, Seong-Jin Jang, Byungsub Kim*, Member, IEEE*, Jae-Yoon Sim*, Senior Member, IEEE*, and Hong-June Park*, Senior Member, IEEE*

*Abstract—***A differential transceiver achieves a 40 mVppd channel signal-swing, a 9 mVppd receiver (RX) input sensitivity,** and a  $0.59$  pJ/b energy efficiency at 9 Gb/s with a  $12''$  FR-4 **channel. A current-integrating TIA (CI-TIA) is proposed as a RX pre-amplifier to enhance the RX input sensitivity by increasing the voltage gain of the CI-TIA to around 18 at 9 Gb/s. The RX circuit** alone works up to 11 Gb/s with a 1" FR-4 channel. A voltage-mode **pre-emphasis equalizer is combined with a current-mode logic (CML) driver at transmitter (TX) to save the low-frequency de-emphasis current of the conventional current-mode equalizer combined with a CML driver. The voltage-mode equalizer consists of a series connection of an inverter and a capacitor; the equalization coefficient is proportional to the supply voltage of the inverter. The transceiver chip in a 65 nm CMOS process consumes 2.8 mW at TX and 2.5 mW at RX with a 1 V supply and a 12 FR-4 channel at 9 Gb/s.**

*Index Terms—***Current-integrating, differential transceiver, low**power, low-swing, pre-amplifier, pre-emphasis equalizer, **sensitivity, TIA.**

### I. INTRODUCTION

**IFFERENTIAL transceivers (Fig. 1) are widel** transmit data between two chips at high data rate a differential transmission line. The data rates of the transceivers are ever increasing to meet the data bandwidth requirements of transmitted data such as video data. With the increase of data rates, the power consumption of transceivers increases and can reach a significant portion of the entire chip power. The power  $(P_{TL})$  used in driving transmission line is approximately proportional to the channel signal swing  $(V_{SW})$  in a differential CML driver with both TX and RX terminations, as shown in (1).

$$
P_{TL} = \frac{2 \cdot V_{DD} \cdot V_{SW}}{Z_0} \tag{1}
$$

Manuscript received May 11, 2015; revised September 05, 2015; accepted October 27, 2015. Date of publication December 17, 2015; date of current version February 15, 2016. This work was supported by the National Research Foundation of the MSIP, Korea, under the contract number of 2014-052875, the ITRC (Information Technology Research Center) support program ( IITP-2015- H8501-15-1002), and Samsung Electronics Company. This paper was recommended by Associate Editor N. Krishnapura.

I.-M. Yi, S.-M. Lee, B. Kim, J.-Y. Sim, and H.-J. Park are with the Department of Electronic and Electrical Engineering, POSTECH (Pohang University of Science and Technology), Pohang 790-784, Korea (e-mail: hjpark@postech. ac.kr).

S.-J. Bae, Y.-S. Sohn, J.-H. Choi, and S.-J. Jang are with the DRAM Design Team, Memory Division, Samsung Electronics Co., Hwasung 445-701, Korea. Color versions of one or more of the figures in this paper are available online

at http://ieeexplore.ieee.org. Digital Object Identifier 10.1109/TCSI.2015.2500420

**TX TX** TX **TX** <u>রু-মিক্</u>র main data pre-Ser **DRV DRV TX** EQ **TX CK BUF** CK TX **RX** ⊠+∩ି Zօ  $R_{\rm T}$ **RX RX RX RX** EQ pre-amr Des ample & CTLE (DFE) data

erential link.

 $Z_0$  is the characteristic he termination resistance is assumed to be the same as  $Z_0$ . In (1), it is assumed that the transmission line is lossless. Because  $P_{TL}$  is proportional to  $V_{SW}$ , it is effective to reduce  $P_{TL}$  by reducing  $V_{SW}$  [1]. The pre-driver power is also reduced in the CML driver as  $V_{SW}$ is reduced because the input capacitance of the main driver is reduced due to the reduction of the main driver current.

The minimum  $V_{SW}$  is limited by the receiver (RX) input sensitivity ( $V_{\text{SW.MIN.RX}}$ ) that is the minimum detectable signal swing at the RX input pin. There is a trade-off in  $V_{SW.MIN. RX}$ ; a small  $V_{SW. MIN. RX}$  allows a small  $V_{SW}$  and hence a small  $P_{TL}$  but a large RX power and a large sensitivity to crosstalk. In this work,  $V_{SW}$  is minimized to reduce  $P_{TL}$ .  $V_{SW.MIN. RX}$  is determined by a RX pre-amplifier and a RX sampler as shown in (2) [2].

$$
V_{SW.MIN.RX} = e^{-\alpha_{TL} \cdot l_{TL}} \cdot V_{SW.MIN.TX}
$$
  
= 
$$
\frac{V_{DD}}{A_{pa}} \cdot e^{-\frac{G_{m,sam}}{C_{L,sam}} \cdot \frac{1}{I_D}} + V_{os,pa} + \frac{V_{os,sam}}{A_{pa}}
$$
  
+ 
$$
14 \cdot \sqrt{V_{neq,pa}^2 + \left(\frac{V_{neq,sam}}{A_{pa}}\right)^2}
$$
 (2)

where  $\alpha_{TL}$  is the attenuation coefficient of transmission line,  $A_{pa}$  is the voltage gain of RX pre-amplifier,  $G_{m,sam}$  and  $C_{L,sam}$ are the trans-conductance and the load capacitance of RX sampler.  $V_{os,pa}$  and  $V_{os,sam}$  are the input-referred offset voltages,

1549-8328 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

RX input

\n

RX	RX	CESKEW & BUF
\n <p>source-synchronous CK from TX</p> \n		
\n <p>Fig. 1. Conventional source-synchronous differ</p> \n		
\n <p>y used to where <math display="block">V_{DD}</math> is the supply voltage, impedance of transmission line, and the presence of the base of the same region. The following expressions is required to be the same as <math>Z - \ln(10)</math>.</p> \n		



Fig. 2. TIA circuit: (a) R-load TIA, (b) CI-TIA.

and  $V_{\text{neq,pa}}$  and  $V_{\text{neq,sam}}$  are the rms input-referred noise voltages of RX pre-amplifier and RX sampler, respectively. A constant 14 is multiplied to the rms noise term to guarantee  $BER <$  $1E - 12$  when the peak-to-peak differential (ppd) RX input swing is larger than the RX input sensitivity  $(V_{SW.MIN.RX})$ . The RX input sensitivity published in the literature ([3]–[6]) is usually larger than 30 mVppd; it is difficult to improve the RX input sensitivity further because the voltage gain  $(A_{pa})$  of a pre-amplifier (equalizer) has a small value  $(< 0$  dB) at low-frequencies and the input sensitivity of the following sampler is around 30 mVppd.

In the conventional differential transceivers, a voltage-mode driver with a voltage regulator is used at TX to reduce the channel signal swing to 150 mVppd [7]; voltage-mode equalizer is used at TX and a trans-impedance amplifier (TIA) and a CTLE circuit are used at receiver (RX). The channel signal swing is further reduced to 100 mVppd by using current-mode logic (CML) driver at TX and a differential amplifier and a CTLE circuit at RX [8].

In this work, the channel signal swing is reduced to 40 mVppd by employing a CML driver and a voltage-mode equalizer at TX and a TIA circuit at RX; these three circuits replace the shaded areas of Fig. 1. The current-mode driver was chosen in this work because it is easier to control the channel signal swing compared to the voltage-mode driver. Also, the current-mode driver is less sensitive to the supply noise than the voltage-mode driver. In the conventional differential transceivers with parallel terminations at both TX and RX ends of transmission line, the CML driver consumes around 4-times power than the voltage-mode driver. To reduce CML driver power, only RX termination is used in this work, excluding TX termination. Because the TX-end of transmission line is not terminated, the reflection due to the RX pin parasitic may degrade the signal integrity for the case of short-length transmission lines. Usually, long transmission lines are used for serial links; the reflection due to the RX pin parasitic will decay to zero before reaching the TX-end of transmission line because of the transmission line loss for the case of uniform transmission lines without discontinuities such as connectors.

The 40 mVppd channel signal swing was achieved in this work because the RX input sensitivity was enhanced to 9 mVppd by using a high-gain pre-amplifier at the RX front-end. The high-gain pre-amplifier was implemented with a current-integrating TIA (CI-TIA). No equalizer is used at the RX of this work. Instead, equalization is performed at TX. The TX equalization circuit is easier to implement than the RX equalization circuit because the TX equalization handles a rail-to-rail full-swing signal while the RX equalization deals with a reduced-swing signal.

The TX voltage-mode equalizer of this work was implemented with a capacitive pre-emphasis equalizer ([9]–[12]); this eliminates the DC current loss of current-mode equalizer in conventional transceivers. The current-mode equalizer used with a current-mode driver in the conventional transceivers performs a de-emphasis operation; this induces a current loss that flows through the driver and the equalizer at DC input.

The details of the RX CI-TIA and the TX equalizer are explained in Section II and Section III, respectively. Section IV presents the measurement results. Section V concludes this work.

#### II. CURRENT-INTEGRATING TIA OF RX

Because this work is targeted for the chip-to-chip interface with different supply voltage such as the memory controller and DRAM chips [5], [13], the channel voltage levels are required to be lower than half the supply voltage. Either a PMOS voltagemode amplifier or a NMOS common-gate (CG) TIA can be used as the RX pre-amplifier in this work. An NMOS CG-TIA is chosen as the RX pre-amplifier in this work, because the NMOS CG-TIA is more efficient than the PMOS voltage-mode amplifier in power and operating speed; the NMOS CG-TIA converts the common-mode level close to the supply voltage and this enables to use a power-efficient NMOS-based sampler after the RX pre-amplifier while the PMOS voltage-mode amplifier requires a PMOS-based sampler.

### *A. Comparison of CG-TIA and CI-TIA*

To enhance the advantage of the CG-TIA further by increasing the voltage gain, a current-integrating CG-TIA (CI-TIA) is proposed as the RX pre-amplifier in this work. Two types of CG-TIA (R-load, CI) are compared in Fig. 2 in a single-ended configuration for clarity, although they are implemented in a differential configuration. The voltage gain of the R-load TIA (Fig. 2(a)) is limited to  $R_{L.R}/Z_{IN.R}$  that is

usually smaller than 5 because the value of  $R_{L,R}$  is limited for high-speed operation. The voltage gain of the CI-TIA (Fig. 2(b))  $(A_{pa\_CI})$  is given by (3).

$$
A_{pa\_CI} = \frac{\eta \cdot T_D}{2 \cdot C_{L.I} \cdot Z_{IN.I}} \tag{3}
$$

where  $T_D$  is the data period  $(1/f_D)$  and  $\eta$  is the gain reduction factor due to the signal slew;  $\eta$  is around  $2/\pi$  for high-frequency data and around 1 for low-frequency data [14].  $A_{pa\_CI}$  is inversely proportional to the data rate  $(f<sub>D</sub>)$ ;  $A<sub>pa(Cl</sub>$  is around 18 at 9 Gb/s with  $T_D = 111$  ps and  $\eta = 1$ .

The value of the input impedance of the CI-TIA  $(2 \cdot Z_{IN,I} =$  $1/g_{m11}$ ) is adjusted to  $3Z_0$  (150  $\Omega$ ) by using a constant transconductance current source for  $I_{B,I}$ .  $R_{T,I}$  is set to  $3Z_0$ . This combination of  $Z_{\text{IN,I}}$  and  $R_{\text{T,I}}$  was chosen as a compromise to maintain a large voltage gain and a low-power for the CI-TIA while keeping the impedance matching  $(2 \cdot Z_{IN,I} || 2 \cdot Z_{IN,I} || R_{T,I} = Z_0)$ at the RX input node.

For the quantitative comparison of power between CG-TIA (R-load) and CI-TIA, both the voltage gain and the input impedance of the CG-TIA and the CI-TIA are set to be the same. The voltage gain of the CG-TIA  $(A_{pa\_CG})$  is given by

$$
A_{pa\_CG} = \frac{R_{L.R}}{Z_{IN.R}} = \frac{T_D}{3 \cdot C_{L.R} \cdot Z_{IN.R}}
$$
(4)

where  $T<sub>D</sub>$  is a data period, and the settling time requirement of  $3 \times R_{L,R} \times C_{L,R} = T_D$  [14] is used in the derivation of (4). The requirement of  $A_{pa\_CG} = A_{pa\_CI}$  gives the ratio of  $C_{GDI1}$ and  $C_{\text{GDR1}}$ , and the W/L ratio of MI1 and MR1 is set to be the same as  $C_{\text{GDH1}}/C_{\text{GDH1}}$ .  $C_{\text{GDH1}}$  and  $C_{\text{GDR1}}$  are the gate-drain capacitances of MI1 and MR1, respectively. The ratio of current consumption by the CG-TIA and CI-TIA can be derived from the requirement of  $Z_{IN.R} = Z_{IN.I}$  and the W/L ratio of MI1 and MR1. The average power consumption of the CG-TIA and CI-TIA of Fig. 2 is  $I_{B.R} \times V_{DD}$  and  $2 \times I_{B.I} \times V_{DD}$ , respectively. The ratio of  $2 \times I_{B,I}$  and  $I_{B,R}$  is given by

$$
\frac{2 \cdot I_{B,I}}{I_{B,R}} = \frac{1}{3 \cdot \eta} \times \left\{ 1 + \frac{C_{GDI2} + (1 - 3 \cdot \eta) \times C_{G,SAM}}{C_{GDI1}} \right\}
$$
(5)

where  $C_{\text{G, SAM}}$  is the input capacitance of the following sampler and  $C_{GDI2}$  is the gate-drain capacitance of the PMOS switch for pre-charging. For the CG-TIA, two samplers are connected to the  $V<sub>O</sub>$  node for the 1-to-2 deserializer operation. In this work,  $C_{\rm G, SAM}$  (9 fF) is slightly larger than  $C_{\rm GDI2}$  (7 fF) and  $C_{\rm GDI1}$  is around 16 fF according to a simulation; the current ratio changes from 0.1 to 0.48 as  $\eta$  changes from 1 to  $2/\pi$ . This shows that the proposed CI-TIA consumes around half power  $(\eta = 2/\pi)$ compared to the conventional CG-TIA with the same voltage gain and the same input impedance.

# *B. Operation of CI-TIA*

Parasitic capacitors are used for the integrating capacitor  $C_{L,I}$ ;  $C_{L,I}$  determines  $A_{pa\_CI}$  and  $C_{L,I}$  of this work is around 40 fF according to the post-layout simulation. Two half-rate clocks  $(CK_E, CK_O)$  are used to increase the integration time to  $T<sub>D</sub>$  in the even and odd paths of the CI-TIA, respectively. The edges of  $CK_E$  and  $CK_O$  are assumed to be aligned to the transition edges of the incident data signal at the RX input node  $(V_{RXIN})$  by using a source-synchronous clocking with deskew and training operations [13], [15], [16]. During



Fig. 3. Waveforms of CI-TIA (single-ended version).



Fig. 4. Receiver circuit.

the pre-charging period, the integrating capacitor  $(C_{L,I})$  is pre-charged to  $V_{DD}$ . In the CI-TIA circuit of Fig. 2(b), the capacitor voltage  $(V<sub>OO</sub>, V<sub>OE</sub>)$  is discharged by the current  $((1/3)I<sub>CH</sub> + 0.5I<sub>RT.I</sub> + I<sub>B.I</sub>)$  during the integration period;  $I_{\text{CH}}$  is the incident channel current and  $I_{\text{RT}.I}$  is the current through the termination resistor  $R_{T,I}$ . I<sub>CH</sub> swings between 0 and  $I_{\text{CH.MAX}}$  (400  $\mu$ A).  $I_{\text{RT.I}}$  is an almost constant current because the swing voltage of  $V_{RXIN}$  is much smaller than its DC operating point value. At the end of the integration period, the output voltage of CI-TIA  $(V<sub>OO</sub>, V<sub>OE</sub>)$  swings between  $V_{\rm DD}$  – ((1/3)I<sub>CH</sub>.MAX + 0.5I<sub>RT</sub>.I + I<sub>B</sub><sub>.I</sub>) × T<sub>D</sub>/C<sub>L</sub><sub>I</sub> and  $V_{DD}$  –  $(0.5I_{RT,I} + I_{B,I}) \times T_D/C_{L,I}$ ; the common-mode component due to  $0.5 I_{RT,I}$  and  $I_{B,I}$  reduces the drain-source voltage of the NMOS transistor MI1 and may move MI1 out of the linear operating range. To alleviate this common-mode shift problem, a common-mode restoration circuit is used at  $V_{OO}$ and  $V_{OE}$  [17]. The common-mode restoration circuit consists of an additional NMOS capacitor of around 40fF connected to the output nodes  $(V<sub>OO</sub>, V<sub>OE</sub>)$  of the CI-TIA. Through the NMOS capacitor, a charge of  $(0.5I<sub>RT.I</sub> + I<sub>B.I</sub>) \times T<sub>D</sub>$ is pumped into  $C_{L,I}$  during the integration period; this operation increases the common-mode of the output voltage of CI-TIA  $(V_{\text{OO}}, V_{\text{OE}})$  from 570 mV to 800 mV with  $V_{DD}$  = 1 V, so that  $V_{OO}$  and  $V_{OE}$  swing approximately



Fig. 5. (a) Nonlinearity of TIA termination. (b) Frequency dependency of RX input impedance.

between  $V_{DD}$  – ((1/3) $I_{CH.MAX}$ ) × T<sub>D</sub>/C<sub>L.I</sub> and V<sub>DD</sub> at the end of integration periods. When  $I_{\text{CH}}$  is zero  $(V_{\text{SW}} = 0)$ ,  $V_{RXIN}$  and  $V_{B.I}$  are around 360 mV and 840 mV, respectively. With a single-ended input swing of 20 mV, the output voltages  $(V<sub>OO</sub>, V<sub>OE</sub>)$  of the CI-TIA swings by around 360 mV;  $V<sub>OO</sub>$ and  $V_{OE}$  are sampled by a strong ARM-type sampler at the end of integration periods.

The receiver circuit of this work consists of even and odd paths of a differential CI-TIA, a common-mode voltage (VCM) tracking circuit, and a common-mode restoration circuit (Fig. 4). The mismatches in input transistors (MI1) and bias currents  $(I_{B,I})$  contribute to the input-referred offset voltage of the TIA. The VCM tracking circuit [5] is used for common-mode rejection; it monitors the common-mode input voltage change and transfers the same amount of change to  $V_{B,I}$ .

The input resistance of each CG transistor (MI1) is set to  $3Z_0$  to maintain impedance matching at the RX input nodes  $(VRXIN+$ ,  $VRXIN-$ ), as shown in Fig. 4. Because of the small channel-signal swing (40 mVppd), the DC nonlinearity of the CG transistor itself is smaller than 1.5% and the DC nonlinearity of the parallel connection of two CG transistors and a  $3Z_0$ termination resistor is almost negligible  $(< 0.5\%)$ , as shown in Fig. 5(a). However, the input impedance changes with the signal frequency due to the pin parasitics, as shown in Fig. 5(b); this might cause reflections at high-frequency.

A post-layout noise simulation reveals that a 20 mVpp  $(+/-10$  mV) 100 MHz sine-wave noise coupled with a nominal 1 V RX supply generates a 3.7 mVppd noise at the CI-TIA output  $(V_{\text{OO}}, V_{\text{OE}})$  with a nominal eye opening of 520 mVppd.

#### *C. Input-Referred Noise of CI-TIA*

The input-referred noise of the combined circuit (CI-TIA sampler) is represented by the input-referred noise of the CI-TIA (pre-amplifier) only, because of the high-gain of the CI-TIA (Fig. 6). In the conventional RX front-end circuit which consists of a preceding equalizer as a pre-amplifier and a following sampler, the sampler noise cannot be neglected because of the small low-frequency voltage gain of the pre-amplifier. Thus, a large-size input transistor is required in the sampler to reduce noise, and hence a large current is required by both the sampler and the pre-amplifier for high-speed operation [18]. In this work, a small-size input transistor can be used in the sampler because of the large voltage gain of the pre-amplifier



Fig. 6. Input-referred noise of CI-TIA.



Fig. 7. CDF of sampler output  $(RXD_E)$  being "1" (9 Gb/s, 4.5 GHz clock).

(CI-TIA); this reduces the current consumption of both the pre-amplifier and the sampler.

Fig. 7 presents the SPECTRE transient-noise simulation results for two circuits; one for a strongARM-type sampler and the other for the CI-TIA of this work followed by the same sampler. Only the thermal noise is considered without the flicker noise because of the high-speed operation. The vertical axis represents the probability of the sampler output  $(RXD_E)$  being "1" among 100 samples with a DC differential input voltage  $(V_{IN})$ . The sampler is clocked by a half-rate clock of 4.5 GHz. Because the effective input voltage is a sum of the random input-referred noise voltage and VIN in the SPECTRE simulation, the probability plot of Fig. 7 corresponds to the cumulative distribution function (CDF) of the input-referred noise voltage. From the CDF, the rms input-referred noise voltage  $(V_{neq})$  and the input sensitivity with BER  $\langle 1E-12 \rangle$  are estimated to be 2.2 mV and 31 mVppd, respectively, for the sampler circuit. For the combined circuit of the CI-TIA and the sampler,  $V_{neq}$  and the input



Fig. 8. TX EQ strategies with OD-type CML driver: (a) current-mode EQ, (b) voltage-mode pre-emphasis EQ.

TABLE I COMPARISON BETWEEN TWO TYPES OF EQUALIZER

EQ DRV type	Current-mode		Voltage-mode (Pre-emphasis)	
Data transition	no	yes	no	yes
<b>Channel current</b> $(I_{CH})$	$I_{MAIN1} - I_{EQ1}$	$I_{MAIN1} + I_{EQ1}$	$I_{MAIN2}$	$I_{MAlN2} + I_{EQ2}$
Current consumption	$I_{MAIN1} + I_{EQ1}$	$I_{MAIN1} + I_{EQ1}$	$I_{MAIN2}$	$I_{MAIN2} + I_{EQ2}$
<b>Additional</b> circuit	F/F for delay			

sensitivity are estimated to be 0.36 mV and 5 mVppd, respectively. Also, the rms input-referred noise current  $(I_{\text{neq}})$  and the input sensitivity of the combined circuit are estimated to be 6.4  $\mu$ A and 89  $\mu$ Appd, respectively. Because the ratio of V<sub>neq</sub> to  $I_{\text{neq}}$  (56  $\Omega$ ) is close to the input impedance of the RX front-end circuit (50  $\Omega$ ), the effective rms input noise voltage of the combined circuit is set to be  $V_{\text{neq}}$  independently of the source resistance value of the driving circuit.

# III. VOLTAGE-MODE PRE-EMPHASIS AT TX

A CML driver is used for the TX main driver in this work to generate a variable small channel signal-swing  $(V_{SW})$ . A voltage-mode equalizer is combined with the CML driver for TX equalization. A current-mode TX equalizer is usually combined with the CML driver (Fig. 8(a)) in the conventional works [19]; the channel current  $(I_{\text{CH1}}) = I_{\text{MAIN1}} - I_{\text{EQ1}}$  at no data transition ( $D_N = D_{N-1}$ ),  $I_{\text{CH1}} = I_{\text{MAIN1}} + I_{\text{EQ1}}$  at data transition  $(D_N = 1 - D_{N-1})$ , and the combined TX driver (main + EQ) always consumes the current of  $I_{\text{MAIN1}} + I_{\text{EQ1}}$  independently of data transition (Table I). The voltage-mode pre-emphasis TX equalizer of this work consists of a series connection of an inverter and a capacitor  $(C_{EQ})$  (Fig. 8(b)); both the channel current  $(I_{CH2})$  and the combined TX driver current are  $I_{\text{MAIN2}}$  at no data transition and they are  $I_{\text{MAIN2}} + I_{\text{EQ2}}$  at data transition, respectively. For the fair comparison between the current-mode and the voltage-mode equalizers, the same  $I_{\text{CH}}$  is maintained for the two cases of no data transition and data transition in Fig. 8(a) and Fig. 8(b), by setting  $I_{\text{MAIN1}} - I_{\text{EQ1}} =$  $I_{\text{MAIN2}}$  and  $I_{\text{EQ2}} = 2 \times I_{\text{EQ1}}$ . Thus, the average current of the proposed TX driver (Fig. 8(b)) is  $I_{MAIN1}$  that is less than  $I_{\text{MAINI}} + I_{\text{EQ1}}$ ; the average current of Fig. 8(a). Besides, the proposed TX driver does not require a high-speed flip-flop that



Fig. 9. (a) Model of TX main driver and equalizer, (b) frequency response with  $V_{REG}$  control.

is required in Fig. 8(a) to delay the data input by one data period. An n-over-n inverter is used for the inverter of Fig. 8(b) and its supply voltage is a regulator output voltage  $(V_{REG})$  that is much smaller than the supply voltage  $V_{DD}$  (1 V). The equalizer current (I<sub>EQ2</sub>) is approximately  $V_{REG} \cdot C_{EQ} \cdot dD_n/dt$  because the TX output node voltage is almost fixed to a constant voltage due to the small input voltage swing of the RX TIA circuit. Thus,  $I_{CH2}$  is the sum of a proportional current  $(I_{MAIN2})$ through the CML driver and a derivative current  $(I_{EQ2})$ . The proportional current reaches the RX-end of a transmission line with some attenuation, while the derivative current mostly vanishes during transmission and compensates for the attenuation of the proportional current at the RX-end.  $I_{\text{MAIN2}}$  is set to 0.4 mA to achieve the RX input swing of 40 mVppd  $(\pm I_{\text{MAIN2}} \cdot Z_0)$ in this work. The magnitude of  $I_{EQ2}$  is controlled by changing the inverter supply voltage  $(V_{REG})$  depending on the transmission line loss.

For the quantitative analysis, the proposed TX driver (Fig. 8(b)) can be modeled by an equivalent circuit shown in



Fig. 10. Proposed TX circuit (CM main driver + VM pre-emphasis equalizer).

Fig. 9(a);  $R_{EQ}$  is the on-resistance of the n-over-n inverter and  $g_m V_{DD} D_n$  represents the TX main driver.  $C_P$  is the chip pin capacitance that includes the ESD and pad capacitance; is around 0.6 pF. The transfer function of the combined TX driver is a combination of a low-pass filter (main driver) and a band-pass filter (equalizer), as shown in (6).

$$
\frac{V_{TXOUT}}{V_{DD} \cdot \widehat{D}_n} = \frac{g_m Z_0 \left\{ 1 + sC_{EQ} \left( R_{EQ} + \frac{V_{REG}}{g_m V_{DD}} \right) \right\}}{s^2 C_{EQ} C_P R_{EQ} Z_0 + s(C_{EQ} Z_0 + C_P Z_0 + C_{EQ} R_{EQ}) + 1}
$$
\n(6)

The equalizer peaking characteristic can be controlled by changing either  $R_{EQ}C_{EQ}$  [11] or  $V_{REG}$  (Fig. 9(b)). The  $R_{\text{EO}}C_{\text{EO}}$  control requires multiple parallel connections of equalizers [11]; this increases the load capacitance at the equalizer output node and reduces the amount of equalization. The  $V_{REG}$  control requires a simple change of the regulator output voltage; this takes less power than the  $R_{EQ}C_{EQ}$  control because there is no increase in the load capacitance due to multiple parallel connections of equalizers.

The detailed circuit of the proposed TX driver with voltagemode pre-emphasis equalization (Fig. 8(b)) is presented in Fig. 10; it consists of a 2:1 serializer, a pre-driver, a main driver, and a voltage-mode equalizer. Two half-rate data  $(D<sub>E</sub>, D<sub>O</sub>)$  and two half-rate clocks  $(CK_E, CK_O)$  are applied to the 2:1 serializer;  $D_E$  and  $D_O$  are in a quadrature phase and  $CK_E$  and  $CK<sub>O</sub>$  are two-phase clocks whose center timings of high-interval time periods are aligned to those of the corresponding data periods of  $D<sub>E</sub>$  or  $D<sub>O</sub>$ , respectively. The voltage-mode equalizer consists of two branches of n-over-n drivers, two capacitors  $(C_{\text{EQ}} = 0.3 \text{ pF})$ , and a voltage regulator.  $C_{\text{EQ}}$  is implemented by using NMOS transistors with a total area of 11  $\mu$ m  $\times$  28  $\mu$ m in a 65 nm process. A relatively large capacitor is used for  $C_{\text{EO}}$ in this work compared to [12], because it is used for the first-tap ISI in this work while it is used for the second-tap ISI in [12]. The two n-over-n drivers draw a charge of  $C_{\text{EQ}} \cdot V_{\text{REG}}$  from the voltage regulator at every transition of the input data  $D_n$ .  $V_{REG}$ is a DC voltage which ranges from 50 mV to 600 mV.

The voltage regulator is implemented by using a switch-type regulator [6] to eliminate the static current of the regulator itself (Fig. 11(a)). The "open-loop" branch supplies around  $95\%$ of the total current  $(I_{OL} + I_{CL})$ . During the training mode, the

self-calibration loop increases or decreases the 5 b up/down counter output that determines the number of "open-loop" slices to be turned on. The self-calibration loop consists of a comparator, an up/down counter, and the "open-loop" branch. A repetitive data input  $(D_E, D_O)$  of "11001100. . ." is used during the training mode. When  $V_{REG}$  reaches  $V_{REF}$ , the up/down counter output dithers and the charge drawn by the n-over-n drivers  $(C_{EQ} \cdot V_{REG})$  is balanced by the charge supplied by the regulator ( $(I_{OL} + I_{CL}) \times T_D$ );  $T_D$  is the data period. Then, the self-calibration loop is disabled and the normal operation starts with a fixed number of turned-on "open-loop" slices. In the current waveforms during the normal operation (Fig. 11(b)), T1 is the delay difference between  $D_n$  and  $I_{OL}$ ; the delay for  $D_n$  is the sum of the delays of the 2:1 serializer and the pre-driver (Fig. 10) and the delay for  $I_{OL}$  is the delay of an "open-loop" slice (Fig. 11(a)). The ripple voltage of  $V_{REG}$  depends on T1; T1 is around 0.5 T in this work. The ripple voltage of  $V_{REG}$  is around 5 mV in this work at  $V_{REG} = 0.5$  V according to simulation. The current efficiency of the switch-type voltage regulator is around 80% in this work. The storage capacitor  $C_{REG}$ (15 pF) is implemented by using NMOS transistors with a total area of 120  $\mu$ m  $\times$  50  $\mu$ m in a 65 nm process. A post-layout noise simulation reveals that a 20 mVpp  $(+/-10$  mV) 100 MHz sine-wave noise coupled with a nominal 1 V TX supply generates a 2 mVpp noise at  $V_{REG}$  (nominal 0.5 V) and increases the RX input jitter (nominal 22 ps) by 0.4 ps.

#### IV. MEASUREMENT RESULTS

The proposed transceiver chip was fabricated in a 65 nm standard CMOS process (Fig. 12). The transmitter was connected to the receiver through a FR-4 microstrip line  $(3''$  or  $12'')$  for the BER test and the eye measurements (Fig. 13). Full-rate (9 Gb/s) PRBS data were supplied by a BER tester (J-BERT N4903A). The full-rate data were converted into half-rate data  $(D_E, D_O)$ of Fig. 10) inside the transmitter. A serial pulse data generator is synchronized to the BER tester and supplies half-rate clock signals to TX and RX with an adjustable delay difference. A single-pulse response of the voltage-mode TX equalizer (Fig. 10) was measured at 9 Gb/s by connecting the TX output nodes ( $V_{\text{TXOUT}}$ ) through 1" transmission lines to an oscilloscope with two internal 50  $\Omega$  grounded termination resistors (Fig. 14). Because the two  $V_{\text{TXOUT}}$  nodes are connected to ground through the oscilloscope termination resistor (50  $\Omega$ ), the main driver is turned off and only the TX equalizer output  $(L_{\text{EQ2}} \times 50)$  can be observed with the oscilloscope. A single-



Fig. 11. (a) Switch-type regulator circuit, (b) waveforms during normal operation



Fig. 12. Chip die photo and layout.

pulse data input (" $0010000...$ ") was applied to TX from the BER tester.  $V_{REF}$  (=  $V_{REG}$ ) was changed from 0 to 0.6 V in a 0.1 V step. The height of the single-pulse response is proportional to  $V_{REF}$  for the range of  $V_{REF}$  from 0 to 0.5 V; the height is smaller than expected at  $V_{REF} = 0.6$  V because the effective resistance of the upper NMOS transistor is increased due to the saturation region operation.

A single-pulse response was measured at 9 Gb/s with the  $V_{REF}$  values of 50 mV and 480 mV throughout the entire transceiver system that includes the TX circuit, a  $12''$  FR-4 microstrip line, and the RX input loading (Fig. 15(a) and (b)). Comparison of the measured single-pulse response with simulation shows good agreements. To get the simulation results of Fig. 15(a) and (b), SPICE simulation was performed by using a lossy transmission line channel; the LRGC parameters of the transmission line were extracted from the measured S21. To evaluate the frequency response of the transfer function from the TX main driver input node  $(D_n$  of Fig. 10) to the RX input node ( $V_{\text{RXIN}}$  of Fig. 4), the frequency spectrum of







Fig. 14. Measured single-pulse response of TX equalizer for different  $V_{REF}$ values.

the measured single-pulse response was divided by that of an ideal 9 Gb/s single-pulse input with the rise and fall times of 25 ps (Fig. 15(c)). Simulated frequency response presents fair agreements with measurements. The voltage-mode capacitive equalizer provides an 16 dB boost at 4.5 GHz. S21 of the 12" FR-4 microstrip line was added for comparison (Fig. 15(d)).

Eye diagrams were measured at 9 Gb/s at the TX output node (Fig. 16(a)) and the RX input node (Fig. 16(b)), with the same  $12''$  FR-4 channel as in Fig. 15, a PRBS-7 input data,  $V_{REF}$  =  $480 \text{ mV}$ , and  $I_{\text{MAIN2}} = 0.4 \text{ mA}$ . The RX voltage eye opening of 10 mVppd ensures a successful data transmission because it is larger than the RX input sensitivity of 9 mVppd. If  $V_{REF}$  is reduced to 200 mV while keeping the same values for all other parameters, the TX and RX eye diagrams indicate an underequalization case (Fig.  $16(c)$  and (d)).

The RX input sensitivity was measured at the RX input node at different data rates (Fig. 17). The RX input sensitivity refers to the minimum voltage eye opening at the RX input node with  $BER < 1E - 12$ . The RX input sensitivity of this work is measured to be 5.8 mVppd, 9 mVppd, 15 mVppd at the data rates of 7 Gb/s, 9 Gb/s, and 11 Gb/s, respectively; these values are much smaller than those of a sampler alone used for the RX front-end circuit. The RX input sensitivity can be represented by a sum of a regeneration term, an offset term, and a RX inputreferred noise, as shown by (7).

$$
V_{SW.MIN.RX} = \pi f_D C_{L.I} Z_{IN.I} V_{DD} \cdot e^{-\frac{\sum_{m.sam}}{\sum_{l.sam}} \cdot \frac{I}{I_D}} + V_{os,pa} + 14 \cdot |V_{neq,pa}| \tag{7}
$$



Fig. 15. (a) A single-pulse response of the transceiver system with min. TX EQ ( $V_{REF} = 0.05 V$ ), (b) a single-pulse response of the transceiver system with opt. TX EQ ( $V_{REF} = 0.48 V$ ), (c) frequency responses of the transceiver system extracted from (a) and (b), (d) S21 of FR-4 microstrip lines.



Fig. 16. Measured eye diagrams at 9 Gb/s with 12" FR-4, PRBS-7: (a) TX output ( $V_{REF} = 0.48 V$ ), (b) RX input ( $V_{REF} = 0.48 V$ ), (c) TX output ( $V_{REF} =$ 0.2 V), (d) RX input ( $V_{REF} = 0.2$  V).

Equation  $(7)$  was derived by combining  $(2)$  and  $(3)$  and neglecting the input offset voltage and the input-referred noise of the sampler due to the large pre-amplifier gain  $(A_{pa\_CI})$ . The rms input-referred noise voltage of the pre-amplifier  $(V_{\text{neq,pa}})$ can be calculated by simulation. The simulated rms input-referred offset voltage of the RX front-end circuit is 2 mV; the peak offset voltage is 5 mV. The measured input-referred offset voltage of the RX circuit in a test chip is 1.5 mV that belongs to the simulated range (5 mV). A common-centroid layout technique is used to reduce mismatch.  $V_{os,pa}$ ,  $G_{m,sam}$ , and  $C_{L,sam}$ 

were set to 1.5 mV, 0.38 mS, and 13 fF, respectively, to fit (7) to the measured RX input sensitivity shown in Fig. 17. Out of the calculated RX input sensitivity of 9 mVppd at 9 Gb/s, the regeneration term, the offset term, and the noise term are estimated to be 2.9 mVppd, 1.5 mVppd, and 5 mVppd, respectively, based on (7). The measured RX sensitivity increases with the PRBS-31 input from 9 mVppd to 13.7 mVppd at 9 Gb/s compared to the PRBS-7 input (Fig. 18); this is considered to be due to the increase of jitter and the subsequent reduction of integration time of the CI-TIA with the PRBS-31 input.



Fig. 17. RX input sensitivity (PRBS-7) (a) comparison of RX and TRX, (b) contribution of each term in (6) to the calculated RX input sensitivity.



TABLE II PERFORMANCE COMPARISON

\* includes clock generation circuits



Fig. 18. Measured RX input sensitivity with PRBS-7 and PRBS-31 inputs.

The measured bathtub curve shows that the timing margins  $BER < 1E - 12$  of the transceiver system are 0.15UI and 0.13UI with the  $3''$  and  $12''$  FR-4 microstrip lines, respectively, at 9 Gb/s (Fig. 19(a)).  $V_{REF}$  is 280 mV and 480 mV for the  $3''$  and  $12''$  FR-4, respectively. The timing margins of the RX circuit alone are 0.20UI, 0.17UI, and 0.11UI at 7 Gb/s, 9 Gb/s, and 11 Gb/s, respectively. In both Fig. 19(a) and (b), the voltage eye opening is maintained to be the same as the measured RX input sensitivity of Fig. 17(a). The BER curves of Fig. 20 show that the rms random noise voltages of the RX with PRBS-7 and PRBS-31 inputs are estimated to be 450  $\mu$ V and 490  $\mu$ V at 9 Gb/s, respectively [1].

The measured power consumptions of TX and RX circuits are 2.8 mW and 2.5 mW, respectively, at 9 Gb/s with the 12

FR-4 channel. The supply voltage  $(V_{DD})$  is 1 V. With the 3" FR-4 channel, both the TX and RX circuits consume 2.5 mW each. As shown in Fig. 21, the voltage-mode equalizer consumes the most power (37%) in the TX circuit. Power comparison of the TX main driver and equalizer shows that the proposed voltage-mode pre-emphasis equalizer with a CML driver consumes around 20% less power than the conventional currentmode equalizer with a CML driver; this is because  $I_{\text{MAIN1}}$  +  $I_{\text{EQ1}}$  = 1.45 mA for the conventional equalizer,  $I_{\text{MAIN2}}$  =  $0.4 \text{ mA}$ ,  $I_{\text{EO2}} = 0.8 \text{ mA}$  for the proposed equalizer, as shown in Table I, to get the same TX eye patterns (Fig. 16(a)). In this comparison, the power of the switch-type regulator (Fig. 10) of this work and those of a flip-flop and a DAC of the conventional current-mode equalizer are not included to concentrate on the channel-driving power. In the RX circuit, the clock buffer consumes the most power (52%). The clock buffer supplies the half-rate clock signals to the CI-TIA and the sampler.

Performance comparison reveals that this work provides the minimum value in the channel voltage swing and the energy efficiency among the transceivers with a comparable channel loss (Table II).

# V. CONCLUSION

To reduce the transmitter (TX) power in a high-speed differential transceiver, the channel signal-swing is reduced to 40 mVppd at 9 Gb/s. To achieve this, the RX input sensitivity is enhanced to 9 mVppd by using a high-gain pre-amplifier at the RX circuit. The pre-amplifier is implemented with a current-integrating common-gate trans-impedance amplifier (CI-TIA) with a voltage gain of 18 at 9 Gb/s. While the combined circuit of a pre-amplifier/an equalizer followed by a sampler provides the



Fig. 19. Measured bathtub curves (PRBS-7): (a) w/ TRX at 9 Gb/s, (b) RX only w/  $1''$  FR-4.



Fig. 20. Measured BER vs. RX eye opening (9 Gb/s, TRX, 12" FR-4).



Fig. 21. Power breakdown.

RX input sensitivity of around 30 mVppd in the conventional transceivers, the combined circuit of the CI-TIA followed by a sampler gives the RX input sensitivity of 5.8 mVppd, 9.0 mVppd, and 14.8 mVppd at 7 Gb/s, 9 Gb/s, and 11 Gb/s, respectively, in this work. A current-mode logic (CML) driver is used at TX for the easy control of the channel signal swing. A voltage-mode pre-emphasis equalizer coupled with the CML driver at TX eliminates the de-emphasis current loss at lowfrequency of the conventional current-mode equalizer coupled with the CML driver. The voltage-mode equalizer is implemented by a series connection of an inverter and a capacitor, and the equalization coefficient is proportional to the supply voltage of the inverter; this architecture enhances the equalization efficiency because no switches are used to control the equalization coefficient and hence the parasitic capacitance at the TX output node is minimized. The proposed transceiver chip was implemented in a 65 nm standard CMOS process. The RX chip works up to 11 Gb/s with a 1" FR-4 microstrip line channel. The transceiver chip works up to 9 Gb/s with a channel signal-swing of 40 mVppd and a  $12''$  FR-4 channel. The TX and RX chips consume 2.8 mW and 2.5 mW, respectively, at 9 Gb/s with a  $12''$ FR-4 channel and a 1 V supply. This corresponds to the energy efficiency of 0.59 pJ/b with a FR-4 channel loss of 9 dB.

#### **REFERENCES**

- [1] J. Poulton *et al.*, "A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 42, no. 12, pp. 2745–2757, Dec. 2007.
- [2] S. Shekhar, J. E. Jaussi, F. O'Mahony, M. Mansuri, and B. Casper, "Design considerations for low-power receiver front-end in high-speed data links," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2013, pp.  $1 - 8$
- [3] B. Kim, Y. Liu, T. O. Dickson, J. F. Bulzacchelli, and D. J. Friedman, "A 10-Gb/s compact low-power serial I/O with DFE-IIR equalization in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3526–3538, Dec. 2009.
- [4] M. Nazari and A. Emami-Neyestanak, "A 15 Gb/s 0.5 mW/Gb/s 2-tap DFE receiver with far-end crosstalk cancellation," in *IEEE ISSCC Dig. Tech. Papers*, 2011, pp. 446–448.
- [5] K. Kaviani *et al.*, "A 0.4-mW/Gb/s, 16-Gb/s near-ground receiver front-end with replica transconductance termination calibration," in *IEEE ISSCC Dig. Tech. Papers*, 2012, pp. 636–648.
- [6] K. Kaviani *et al.*, "A 6.4-Gb/s near-ground single-ended transceiver for dual-rank DIMM memory interface systems," in *IEEE ISSCC Dig. Tech. Papers*, 2013, pp. 306–307.
- [7] K. Fukuda *et al.*, "A 12.3 mW 12.5 Gb/s complete transceiver in 65 nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, 2010, pp. 368–369.
- [8] G. Balamurugan *et al.*, "A scalable 5–15 Gbps, 14–75 mW low-power I/O transceiver in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 1010–1019, Apr. 2008.
- [9] E. Mensink, D. Schinkel, E. A. M. Klumperink, E. van Tuijl, and B. Nauta, "Power efficient gigabit communication over capacitively driven RC-limited on-chip interconnects," *IEEE J. Solid-State Circuits*, vol. 45, no. 2, pp. 447–457, Feb. 2010.
- [10] R. Ho et al., "High speed and low energy capacitively driven on-chip wires," *IEEE J. Solid-State Circuits*, vol. 43, no. 1, pp. 52–60, Jan. 2008.
- [11] H. Partovi *et al.*, "Single-ended transceiver design techniques for 5.33 Gb/s graphics applications," in *IEEE ISSCC Dig. Tech. Papers*, 2009, pp. 136–137.
- [12] S. Kim, Y. Jeong, M. Lee, K.-W. Kwon, and J.-H. Chun, "A 5.2-Gb/s low-swing voltage-mode transmitter with an AC-/DC-coupled equalizer and a voltage offset generator," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 1, pp. 213–225, Jan. 2014.
- [13] S.-J. Bae *et al.*, "A 40 nm 7 Gb/s/pin single-ended transceiver with jitter and ISI reduction techniques for high-speed DRAM interface," in *Proc. Symp. VLSI Circuits*, 2010, pp. 193–194.
- [14] T. O. Dickson, J. F. Bulzacchelli, and D. J. Friedman, "A 12-Gb/s 11-mW half-rate sampled 5-tap decision feedback equalizer with current-integrating summers in 45-nm SOI CMOS technology," *IEEE J. Solid-State Circuits*, vol. 44, no. 4, pp. 1298–1305, Apr. 2009.
- [15] E. Yeung and M. Horowitz, "A 2.4  $\overline{\text{Gb}}/s/\text{pin}$  simultaneous bidirectional parallel link with per-pin skew compensation," *IEEE J. Solid-State Circuits*, vol. 35, no. 11, pp. 1619–1628, Nov. 2000.
- [16] J. Zerbe et al., "A 5 Gb/s link with matched source synchronous and common-mode clocking techniques," *IEEE J. Solid-State Circuits*, vol. 46, no. 4, pp. 974–985, Apr. 2011.
- [17] A. Agarwal *et al.*, "A 19 Gb/s serial link receiver with both 4-tap FFE and 5-tap DFE functions in 45 nm SOI CMOS," in *IEEE ISSCC Dig. Tech. Papers*, 2012, pp. 134–136.
- [18] J. Kim, B. Leibowitz, J. Ren, and C. Madden, "Simulation and analysis of random decision errors in clocked comparators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 8, pp. 1844–1857, Aug. 2009.
- [19] S.-K. Lee, S.-H. Lee, D. Sylvester, D. Blaauw, and J.-Y. Sim, "A 95 fJ/b current-mode transceiver for 10 mm on-chip interconnect," in *IEEE ISSCC Dig. Tech. Papers*, 2013, pp. 262–263.
- [20] F. O'Mahony *et al.*, "A  $47 \times 10$  Gb/s 1.4 mW/(Gb/s) parallel interface in 45 nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, 2010, pp. 156–157.
- [21] R. Inti *et al.*, "A highly digital 0.5-to-4 Gb/s 1.9 mW/Gb/s serial-link transceiver using current-recycling in 90 nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, 2011, pp. 152–153.
- [22] Y.-H. Song *et al.*, "A 0.47–0.66 pJ/bit, 4.8–8 Gb/s I/O transceiver in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 48, no. 5, pp. 1276–1289, May 2013.



**Young-Soo Sohn** received the B.S. degree from Sogang University, Seoul, Korea, in 1997 and the M.S. and Ph.D. degrees from Pohang University of Science and Technology, Kyungbuk, Korea, in 1999 and 2003, respectively, all in electronic engineering.

He joined Samsung Electronics, Hwasung, Korea, in 2003, and has been working on developing high speed DRAM such as XDR and GDDR5. His interests include high-speed CMOS circuit design, signal integrity, and interconnect modeling.



**Jung-Hwan Choi** was born in Taegu, Korea, in 1968. He received the B.S. degree from Kyung-buk National University, Taegu, in 1990 and the M.S. and Ph.D. degrees from the Korea Advanced Institute of Science and Technology (KAIST), Taejon, in 1992 and 1997, respectively, all in electrical engineering.

In 1997, he joined Samsung Electronics Company, Ltd., Korea, where he is involved in the design of Rambus, XDR DRAM, SDR, DDR, DDR2, DDR3, DDR4, and high speed I/O interface circuits for memory applications. He is now Manager of IODLL

design group for DRAM circuits. His research interests include design of monolithic microwave IC, high-speed memory, and high frequency measurement

Dr. Choi received the Outstanding Research Award in 2000 for the design of high speed DRAM development.



**Il-Min Yi** received the B.S. and M.S. degrees in electronic and electrical engineering from Pohang University of Science and Technology (POSTECH), Korea, in 2007 and 2010, respectively, where he is currently working toward the Ph.D. degree.

His research interests include high-speed serial/parallel links, 3-D integrated circuits, and signal integrity.



**Soo-Min Lee** was received the B.S. degree in School of Electrical Engineering and Computer Science from KyungPook National University, Korea, in 2008 and M.S. degree in electronic and electrical engineering from Pohang University of Science and Technology (POSTECH), Korea, in 2010. He is currently pursuing the Ph.D. degree in Electronic and Electrical Engineering from Pohang University of Science and Technology (POSTECH), Korea.

His research interests include high-speed/lowpower interface circuits, serial/parallel links, and



**Seung-Jun Bae** received the B.S. and Ph.D. degrees in electrical engineering from Pohang University of

Science and Technology (POSTECH), Kyungbuk,

Korea, in 2000 and 2005, respectively. He joined Samsung Electronics, Hwasung, Korea, in 2005, where he has been involved in the design of high-bandwidth DRAM such as GDDR5, LPDDR4, and DDR4. From 2013 to 2014, he was with the Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, as a Visiting Scientist.

His interests include high-speed chip-to-chip interface circuits, DLL/PLL, clocking circuits, signal/power integrity, high speed analog-to-digital converters, and next generation memory architecture.



**Seong-Jin Jang** received the B.S. degree in electronic engineering from Kyung-Book University, Daegu, Korea, in 1987, and the M.S. degree in electrical engineering from the Korea Advanced Institute of Science and Technology, Seoul, in 1990.

He joined LG Semicon Corporation, Ltd., Seoul, in 1990, where he was engaged in DRAM design. Since 2000, he has worked for Samsung Electronics as a Principal Engineer of the DRAM design division. His research interests are in high-speed DRAM and interface design.



**Byungsub Kim** received the B.S. degree in electronic and electrical engineering (EEE) from Pohang University of Science and Technology (POSTECH), Pohang, Korea, in 2000, and the M.S. and Ph.D. degrees in electrical engineering and computer science (EECS) from Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, in 2004 and 2010, respectively. From 2010 to 2011, he worked as an Analog Design Engineer at Intel Corporation, Hillsboro, OR, USA. In 2012, he joined the faculty of the Department of Electronic

and Electrical Engineering at POSTECH, where he is currently working as an assistant professor. He received several honorable awards. In 2011, Dr. Kim received MIT EECS Jin-Au Kong Outstanding Doctoral Thesis Honorable Mentions, and IEEE 2009 JOURNAL OF SOLID-STATE CIRCUITS Best Paper Award. In 2009, he received Analog Device Inc. Outstanding Student Designer Award from MIT, and was also a co-recipient of the Beatrice Winner Award for Editorial Excellence at the 2009 IEEE Internal Solid-State Circuits Conference.

**Jae-Yoon Sim** received the B.S., M.S., and Ph.D. degrees in electronic and electrical engineering from Pohang University of Science and Technology (POSTECH), Korea, in 1993, 1995, and 1999, respectively. From 1999 to 2005, he worked as a senior engineer at Samsung Electronics, Korea. From 2003 to 2005, he was a Postdoctoral Researcher with the University of Southern California, Los Angeles, CA, USA. From 2011 to 2012, he was a Visiting Scholar with the University of Michigan, Ann Arbor, MI, USA. In 2005, he joined POSTECH, where he is

currently an Associate Professor. He has served in the Technical Program Committees of the International Solid-State Circuits Conference (ISSCC), Symposium on VLSI Circuits, and Asian Solid-State Circuits Conference. He is a co-recipient of the Takuo Sugano Award at ISSCC 2001. His research interests include high-speed serial/parallel links, PLLs, data converters, and power module for plasma generation.



**Hong-June Park** (SM'13)received the B.S. degree from the Department of Electronic Engineering, Seoul National University, Seoul, Korea, in 1979, the M.S. degree from the Korea Advanced Institute of Science and Technology, Taejon, in 1981, and the Ph.D. degree from the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, in 1989. He was a CAD engineer with ETRI, Korea, from 1981 to 1984 and a Senior Engineer in the TCAD Department of INTEL from 1989 to 1991. In 1991, he joined the Faculty

of Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Gyeongbuk, Korea, where he is currently Professor. His research interests include CMOS analog circuit design such as high-speed interface circuits, ROIC of touch sensors and analog/digital beamformer circuits for ultrasound medical imaging. Prof. Park is a Member of IEEK. He served as the Editor-in-Chief of the *Journal of Semiconductor Technology and Science*, an SCIE journal (http://www.jsts.org) from 2009 to 2012, also as the Vice President of IEEK in 2012 and as the technical program committee member of ISSCC, SOVC and A-SSCC for several years. He is the recipient of the 2012 Haedong Academic Award from IEEK and Haedong foundation.