

Verilog HDL RTL Design Style Checks

Conforming STARC Specification v. 2.0

www.aldec.com

This page is intentionally left blank.

Table of Contents

Chapter 1 Basic Design Constraints	8
1.1.1 Basic naming conventions	8
STARC VLOG 1.1.1.1	8
STARC VLOG 1.1.1.2	10
STARC VLOG 1.1.1.3	12
STARC VLOG 1.1.1.4	13
STARC VLOG 1.1.1.5	14
STARC VLOG 1.1.1.6	15
STARC VLOG 1.1.1.7	16
STARC_VLOG 1.1.1.8	18
STARC_VLOG 1.1.1.9	20
STARC_VLOG 1.1.1.10	22
1.1.2 Naming conventions of circuit and port names should be considered by the hierarchy	<u>23</u>
STARC_VLOG 1.1.2.1	23
STARC_VLOG 1.1.2.2	25
1.1.3 Give meaningful names for signals	26
STARC_VLOG 1.1.3.1	26
1.1.4 Naming conventions of include file, parameter and `define (different from VHDL)	27
STARC_VLOG 1.1.4.1	27
STARC_VLOG 1.1.4.2	31
STARC_VLOG 1.1.4.3	33
STARC_VLOG 1.1.4.4	34
STARC_VLOG 1.1.4.5	36
1.1.5 Naming should consider clock systems	38
STARC_VLOG 1.1.5.1	38
1.2.1 Clock synchronous design	<u>40</u>
STARC_VLOG 1.2.1.1	<u>40</u>
STARC_VLOG 1.2.1.2	<u>42</u>
STARC_VLOG 1.2.1.3	<u>44</u>
1.3.1 Use asynchronous reset for initial reset	<u>47</u>
STARC_VLOG 1.3.1.2	47
STARC_VLOG 1.3.1.3	<u>49</u>
<u>STARC_VLOG 1.3.1.5</u>	51
STARC_VLOG 1.3.1.6	52
1.3.2 Reset line hazards.	54
STARC_VLOG 1.3.2.1	<u>54</u>
STARC_VLOG 1.3.2.2	<u>56</u>
1.4.3 Gated clocks should be used with special care	58
STARC_VLOG 1.4.3.2	58
STARC_VLOG 1.4.3.4	60
STARC_VLOG 1.4.3.5	<u>64</u>
<u>STARC_VLOG 1.4.3.6</u>	<u>67</u>
1.5.1 Consider metastable issues in signals between asynchronous clocks	69
STARC_VLOG 1.5.1.1	69
STARC_VLOG 1.5.1.2	75
STARC_VLOG 1.5.1.3	<u>/8</u>
1.7.1 Considerations for using both ASICs and FPGAs	80
STARC_VLOG 1.7.1.1	80
Chapter 2 RTL Description Techniques.	82
2.1.1 Use always constructs and function statements correctly	82
STARU_VLUG 2.1.1.2	82
	84
<u>STARU_VLUG 2.1.2.1</u>	84

STARC VI OC 2122	95
	05
STARC_VL00 2.1.2.3	00
STARC_VLOG 2.1.2.4	87
<u>STARC_VLOG 2.1.2.5</u>	88
2.1.3 In a function statement, be careful to check arguments and bit width	<u>89</u>
STARC_VLOG 2.1.3.1	<u>89</u>
STARC_VLOG 2.1.3.2	<u>91</u>
STARC VLOG 2.1.3.4	93
STARC VLOG 2.1.3.5	95
2.1.4 Instructions for equation level descriptions (different from VHDL)	97
STARC VI OG 2 1 4 5	97
STARC VIOC 2146	98
2.15 Use a conditional operator ((A)2B:C) only once (Verilog only)	00
STARC_VL002.1.1.	99
STARC_VEUG 2.1.5.3	100
2.1.6 Specifying the range of an array	<u>101</u>
STARC_VLOG 2.1.6.1	<u>101</u>
STARC_VLOG 2.1.6.2	<u>102</u>
STARC_VLOG 2.1.6.3	<u>103</u>
STARC_VLOG 2.1.6.4	<u>104</u>
STARC_VLOG 2.1.6.5	105
2.2.1 Avoid the risk of generating latches.	106
STARC VI OG 2.2.1.1	106
2.2.2 Define every input signal in an always construct in the sensitivity list	108
STARC VI OG 2 2 2 1	108
	110
STARC_VLOG 2.2.2.3	
2.2.3 Initial value description in always constructs (verilog only)	
<u>STARC_VLOG 2.2.3.1</u>	<u>112</u>
STARC_VLOG 2.2.3.2	<u>113</u>
STARC_VLOG 2.2.3.3	<u>114</u>
2.3.1 Unify the description style of FF inferences	<u>115</u>
STARC_VLOG 2.3.1.1	<u>115</u>
STARC VLOG 2.3.1.3	116
STARC VLOG 2.3.1.4	117
STARC VI OG 2.3.1.5	
STARC VLOG 2 3 1 6	121
STARC VLOG 2 3 1 7	124
2.3.2 Circuits will vary with non blocking and blocking assignment statements (Verilog only)	126
	120
STARC_VLOG 2.3.2.2	107
2.3.3 Do not mix descriptions that have different edges	127
<u>STARC_VLOG 2.3.3.1</u>	<u>127</u>
STARC_VLOG 2.3.3.2	<u>128</u>
2.3.4 Do not specify an initial FF value in a description (different from VHDL)	<u>130</u>
STARC_VLOG 2.3.4.1	<u>130</u>
STARC_VLOG 2.3.4.2	<u>131</u>
2.3.5 Do not use descriptions which generate FFs having fixed input values	132
STARC VLOG 2.3.5.1	132
2.3.6 Do not mix FE inferences with and without asynchronous resets.	133
STARC VI OG 2 3 6 1	133
STARC VLOG 2 3 6 2	135
2.4.1 Clearly distinguish a latch inference from a combinational circuit	127
	107
<u>STARU_VLOG 2.4.1.1</u>	100
<u>STAKU_VLUG 2.4.1.2</u>	
<u>STARC_VLOG 2.4.1.3</u>	<u>140</u>
<u>STARC_VLOG 2.4.1.4</u>	<u>142</u>
STARC_VLOG 2.4.1.5	<u>144</u>
2.5.1 Create modules for tri-state buffers	146

STARC VLOG 2.5.1.1	146
STARC_VLOG 2.5.1.2	148
STARC VLOG 2.5.1.4	
STARC VLOG 2.5.1.5	152
STARC_VLOG 2.5.1.6	
STARC_VLOG 2.5.1.7	155
STARC_VLOG 2.5.1.8	156
STARC VLOG 2.5.1.9	157
2.5.2 Consider high-impedance propagation in tri-state buses	158
STARC_VLOG 2.5.2.1	158
2.6.1 Describe taking the circuit structure into account	<u>160</u>
STARC_VLOG 2.6.1.2	<u>160</u>
STARC_VLOG 2.6.1.3	<u>161</u>
STARC_VLOG 2.6.1.4	<u>163</u>
2.6.2 Avoid defining multiple output signals in a single always construct	<u>164</u>
STARC_VLOG 2.6.2.1	<u>164</u>
STARC_VLOG 2.6.2.2	<u>167</u>
2.7.1 if statements create prioritized circuits	<u>168</u>
STARC_VLOG 2.7.1.3	<u>168</u>
2.7.2 Reduce conditional expressions of if statements with the same contents	<u>169</u>
STARC_VLOG 2.7.2.1	<u>169</u>
STARC_VLOG 2.7.2.2	<u>170</u>
STARC_VLOG 2.7.2.3	<u>171</u>
2.7.3 Decrease the number of if statement nests	<u>172</u>
STARC_VLOG 2.7.3.1	<u>172</u>
STARC_VLOG 2.7.3.4	<u>174</u>
2.7.4 Always surround multiple statements using block statements (begin-end) (Verile	og only)176
STARC_VLOG 2.7.4.3	<u>176</u>
2.8.1 case statements facilitate decoder/encoder description	<u>177</u>
<u>STARC_VLOG 2.8.1.3</u>	<u>177</u>
<u>STARC_VLOG 2.8.1.4</u>	<u>179</u>
STARC_VLOG 2.8.1.5	<u>180</u>
STARC_VLOG 2.8.1.6	<u>181</u>
2.8.2 Divide using it statement, etc. to avoid creating large tables	183
STARC_VLOG 2.8.2.1	
STARC_VLUG 2.8.2.2	180
	<u>100</u> 196
STARC_VLOG 2.0.3.1	<u>100</u>
STARC_VLOG 2.8.3.4	<u>100</u>
STARC_VLOG 2.8.3.6	<u>190</u> 101
STARC_VLOG 2.8.3.7	103
2 8 4 Do not use complex casex statements (Verilog only)	193 104
STARC VI OG 2843	104
STARC VI OG 2 8 4 4	195
2.8.5 Description relying on parallel case is prohibited (Verilog only)	198
STARC VLOG 2851	198
STARC VLOG 2.8.5.2	
STARC VLOG 2.8.5.3	
STARC VLOG 2.8.5.4	
2.8.6 Beware of nesting in which if statements and case statements coexist (2.8.4 in	he VHDL
version)	
STARC VLOG 2.8.6.1	
2.9.1 Do not use for statements other than for simple repeating statements	
STARC VLOG 2.9.1.1	
STARC_VLOG 2.9.1.2	
2.9.2 Limiting loop-variable operation in for statements	207
STARC_VLOG 2.9.2.1	207

STARC_VLOG 2.9.2.2	209
STARC_VLOG 2.9.2.3	211
STARC_VLOG 2.9.2.4	213
2.10.1 Order of operators and assignment of 'x'	214
STARC VLOG 2.10.1.4	214
STARC_VLOG 2.10.1.5	215
STARC_VLOG 2.10.1.6	216
2.10.3 Match the bit width of the left side and the right side (Verilog only)	217
STARC VLOG 2.10.3.1	217
STARC_VLOG 2.10.3.2	218
STARC_VLOG 2.10.3.3	220
STARC_VLOG 2.10.3.4	221
STARC_VLOG 2.10.3.5	222
STARC VLOG 2.10.3.6	223
STARC VLOG 2.10.3.7	224
2.10.4 Take note of the different data types between the left and right sides (Verilog only).	225
STARC VLOG 2.10.4.1	225
STARC_VLOG 2.10.4.3	226
STARC_VLOG 2.10.4.5	228
STARC_VLOG 2.10.4.6	229
2.10.5 Do not share resources in speed critical circuits	230
STARC VLOG 2.10.5.3	230
STARC VLOG 2.10.5.5	232
2.10.6 Notes on arithmetic operations	233
STARC VLOG 2.10.6.1	233
STARC VLOG 2.10.6.2	234
STARC VLOG 2.10.6.3	236
STARC VLOG 2.10.6.4	237
STARC VLOG 2.10.6.6.v1	238
STARC VLOG 2.10.6.6	239
2.10.7 Take share items out of conditional branches	241
STARC VLOG 2.10.7.1	241
2.10.8 Division descriptions	242
STARC VLOG 2.10.8.1	242
STARC_VLOG 2.10.8.2	244
STARC VLOG 2.10.8.3	245
STARC VLOG 2.10.8.4	246
Chapter 3 RTL Design Methodology	247
3.1.3 Standardize description order of module I/O ports	247
STARC VLOG 3.1.3.2	247
3.1.4 Consider RTL description readability	250
STARC VLOG 3.1.4.4	250
STARC VLOG 3.1.4.5	251
3.2.2 Define global parameters in separate files (different from VHDL)	252
STARC VLOG 3.2.2.4	252
STARC VLOG 3.2.2.5	254
3.2.3 Connect ports by name for component instantiations	255
STARC VLOG 3.2.3.1	255
STARC_VLOG 3.2.3.2	256
3.2.4 Use # (value) when overwriting parameters from an upper level (different from VHDL)258
STARC_VLOG 3.2.4.3	258
3.3.1 Clocks and resets for DFT	259
STARC_VLOG 3.3.1.1	259
STARC_VLOG 3.3.1.2	261
STARC_VLOG 3.3.1.3	264
STARC VLOG 3.3.1.4	265
3.3.2 Dealing with hardmacros and asynchronous circuits	267
STARC_VLOG 3.3.2.2	267

STARC VLOG 3.3.2.3	270
3.3.3 Constraints on the use of flip-flops	272
STARC VLOG 3.3.3.1	272
STARC VLOG 3.3.3.2	273
3.3.5 DFT in clock lines	
STARC VLOG 3.3.5.2	
STARC VLOG 3.3.5.3	276
STARC VLOG 3.3.5.4	279
STARC VLOG 3.3.5.5	281
STARC VLOG 3.3.5.6	284
STARC VLOG 3.3.5.7	287
3.3.6 DFT in reset lines	290
STARC VLOG 3.3.6.1	290
STARC VLOG 3.3.6.2	292
STARC VLOG 3.3.6.3	296
STARC_VLOG 3.3.6.4	298
3.3.7 Handling of different clocks	300
STARC VLOG 3.3.7.2	300
3.3.8 DFT for tri-state circuits	303
STARC VLOG 3.3.8.1	303
STARC_VLOG 3.3.8.2	304
STARC_VLOG 3.3.8.3	307
3.4.1 Low-power design using gated clocks	<u>309</u>
STARC_VLOG 3.4.1.1	<u>309</u>
3.5.3 Define necessary information for file headers	<u>311</u>
STARC_VLOG 3.5.3.3	<u>311</u>
3.5.6 Use comments often	<u>316</u>
STARC_VLOG 3.5.6.3	<u>316</u>
STARC_VLOG 3.5.6.4	<u>319</u>
STARC_VLOG 3.5.6.7	<u>320</u>
Chapter 4 Verification Techniques	<u>321</u>
4.1.2 Use basic test vector descriptions	<u>321</u>
STARC_VLOG 4.1.2.3	<u>321</u>
4.1.4 Avoid assigning from multiple initial constructs (different from VHDL)	<u>322</u>
STARC_VLOG 4.1.4.1	<u>322</u>
STARC_VLOG 4.1.4.2	<u>324</u>
4.1.8 Descriptions where results do not differ due to simulators (different from VHDL)	<u>325</u>
STARC_VLOG 4.1.8.1	<u>325</u>
STARC_VLOG 4.1.8.4	<u>326</u>
4.2.3 Pay due attention to task I/O arguments (different from VHDL)	328
STARC_VLOG 4.2.3.2	328
STARC_VLOG 4.2.3.4	<u>330</u>

Chapter 1 Basic Design Constraints

1.1 Naming conventions

1.1.1 Basic naming conventions

STARC_VLOG 1.1.1.1

RULE NAME	File names should be as follows: " <module name="">.v".</module>		
MESSAGE	Single fi	le should contain single topmost-level module with the same name.	
	DETAIL-1	Name "{TopName}" of the topmost-level module differs from the file "{FileName}" name.	
	DETAIL-2	Name of the topmost-level module "{TopName}" matches to file name, but this module is described along with another topmost-level modules. Multiple modules can be included in a file only in case when they have a tree hierarchical structure.	
	DETAIL-3	Topmost-level module "{TopName}" is detected.	
	DETAIL-4	Topmost-level module "{TopName}" is detected. Multiple modules can be included in a file only in case when they have a tree hierarchical structure.	
PROBLEM DESCRIPTION	Names th project str that were integrated	at make debugging more efficient should be carefully chosen. They help to understand ructure because if different naming conventions are used by different designers, circuits divided into sections by multiple designers will be difficult to understand when they are t.	
	A single f since it be modules file should file name	file should contain a single module, but this is unfit for a large design with many files ecomes difficult to handle. In this case, multiple modules can be included in a file, but which have no relation to one another should not be included in the same file. A single d include modules which have a tree hierarchical structure. The top module name and should be the same.	
	LEVEL	RECOMMENDATION 2	
	Checker of	detects all topmost-level modules between described in the translation unit hierarchy:	
	— i t	f there is a single topmost-level module in the translation unit and its name differs from he name of the file => violation (detail-2);	
	– i t	f primary module is described along with another topmost-level module(s) in the ranslation unit:	
CHECKER BEHAVIOR	-	 if one of topmost-level modules has the same name as translation unit => violation (detail-2 + detail-3); 	
	-	 if there is no topmost-level module with the name that is equal to the translation unit name => violation (detail-4). 	
	Note-1: tr and it car unit).	anslation unit is a source file specified for compilation session (for example: alog <i>ram.v</i>) in include another files (content of such files is considered as part of current translation	
	Note-2: n	ame comparison is case sensitive.	

EXAMPLE-1: [1] file name is the same as top-most module name;

[2] file contains `include directive in the global scope;

[3] included file contains definition of module with another name => violation(detail-2 + detail-3)

//file top1.v	
`include "top2.v"	
module top1;	Name of the topmost-level module "top1" matches to file name, but this module is described along with another topmost-level modules.
endmodule	Multiple modules can be included in a file only in case w hen they have a tree hierarchical structure.
//file top2.v	
module top2;	

end

EXAMPLE-2: [1] file contains two modules;

[2] one module is instantiated in another => hierarchical structure presents;[3] name of the top-most level is the same as file name => no violation.

//file top.v

```
module top ( ... );
    ...
    ff ff ( .clk(clk), .d(d), .q(q) )
endmodule
module ff ( clk, d, q );
    ...
end
```

RULE NAME	Only alphanumeric characters and the underscore '_' should be used, and the first character should be a letter of the alphabet				
MESSAGE-1	{ObjectClass} name "{ObjectName}" violates basic naming convention. Only alphanumeric characters and the underscore '_' should be used, and the first character should be a letter of the alphabet.				
MESSAGE-2	{ObjectClass} name "{ObjectName}" is an escaped identifier. Try not to use escaped identifiers in pure Verilog designs.				
MESSAGE-3	{ObjectClass} name "{ObjectName}" matches forbidden pattern "{RegExp}".				
MESSAGE-4	{ObjectClass} name "{ObjectName}" does not match legal pattern "{RegExp}".				
PROBLEM DESCRIPTION	Object identifiers must facilitate understanding the function of the underlying HDL description especially if multiple designers work on a project. Therefore, it is recommended to use consistent naming conventions. In case of Verilog-HDL, any characters or keywords can be used if an escaped identifier is used. However, it is impossible in VHDL(87) and problems may occur later in the design flow. That is				
	why it is not recommended to use symbols other than alphanumeric characters and the '_'(underscore) or to use escaped identifiers.				
	LEVEL RULE				
CHECKER BEHAVIOR	Checker verifies names of each object and provides built-in checks which activated via DEFAULT_CHECKS parameter:				
	 if DEFAULT_CHECKS == "1" built-in checks are activated: 				
	 if the name does not satisfy requirements that only alphanumeric characters and the underscore '_' should be used, and the first character is a letter and it is not an escaped identifier => violation (message-1); 				
	 if the name is an escaped identifier => violation (message-2); 				
	 if DEFAULT_CHECKS == "0" built-in checks are not performed. 				
	Checker provides also mechanism for regular expression-based checking:				
	 if REGEXP_MATCH == "deny" and object name matches forbidden pattern => violation (message-3); 				
	 if REGEXP_MATCH == "allow" and object name does not match legal pattern => violation (message-4). 				
	Note-1: if an escaped identifier is a simple identifier and is not a Verilog keyword => no violation.				
	Note-2: following parameters are supported by the checker:				
	 parameter DEFAULT_CHECKS defines whether to perform standard checks: "1" means yes (default), "0" means no; 				
	 parameter REGEXP_MATCH controls custom regular expressions checking: 				
	 "deny" - warnings are issued on matched identifiers; 				
	 "allow" - warnings are on unmatched identifiers; 				
	 empty string (^m) - do not perform regular expression matching (default); DECEXP defines the regular expression for matching equipations; 				
	REGEXP CASE SENSITIVE controls the mode of regular expression matching: REGEXP CASE SENSITIVE controls the mode of regular expression matching:				
	- "1" - case sensitivity (default):				
	– "0" - case insensitivity.				
	Note-3: {ObjectClass} is defined by the following table:				
	Verilog construction {ObjectClass}				
	module module				
	cell (module marked with `celldefine directive) cell				

RULE NAME	Only alphanumeric characters and the underscore '_' should bused, and the first character should be a letter of the alphabet			
		Verilog construction	{ObjectClass}	
		module port (input/output/inout)	port	
		signal (reg or net of any type, including implicitly declared wires)	signal	
		parameter	parameter	
		task	task	
		function	function	
		task or function port	port	
		`define MACRO macro_value	defined macro	
		named block	block	
		module instantiation	instance	
		concatenation	concatenation	
		constant expression	constant expression	
		non-constant expression	expression	

EXAMPLE-1: [1] module name does not satisfy described condition => violation (message-1)

module <u>ltop\$</u> ; * endmodule	Module name "_top\$" violates basic naming convention. Only alphanumeric characters and the underscore '_' should be used, and the first character should be a letter of the alphabet.
EXAMPLE-2: [1] parameter name is an	escaped identifier => violation (message-2)

		,	
parameter [8:	0] <u>\~!@#\$%^&:-)</u> ;	Parameter name "\~!@#\$%^&:-)" is an escaped identifier. Try not to	
		use escaped identifiers in pure Verilog designs.	1

EXAMPLE-3: [1] parameter name is an escaped identifier that does not contain prohibited symbols but is Verilog-HDL keyword => violation (message-2)

reg	<u>\reg</u> ; +	Parameter name "\reg" is an escaped identifier. Try not to use	- 1
		escaped identifiers in pure Verilog designs.	

EXAMPLE-4: [1] parameter name is an escaped identifier but it is a simple identifier => no violation

wire [1:0] \non_esc_name ;

EXAMPLE-5: [1] parameter REGEXP_MATCH == "deny"; [2] parameter REGEXP = "^denied"; [3] signal name matches forbidden pattern => violation (message-3).

reg	<pre>denied name; +</pre>	Signal name	"denied_	_name"	matches	forbidden	pattern	"^denied".	i

RULE NAME	Only alphanumeric characters and the underscore '_' should be used, and the first character should be a letter of the alphabet				
MESSAGE-1	{ObjectClass} name "{ObjectName}" violates basic naming convention. Name belongs to keywords category "{CategoryName}".				
MESSAGE-2	{ObjectClass} name "{ObjectName}" violates basic naming convention. Lower- case version of the name corresponds to Verilog-HDL keyword "{Keyword}".				
	Object identifiers must facilitate understanding the function of the underlying HDL description. Verilog is a case sensitive language. Consequently, the designer is allowed to use reserved language identifiers for object names that differ only by letter case: e.g., INPUT, Reg. However, this is not recommended because it could lead to confusion.				
DESCRIPTION	Moreover, in addition to Verilog-keywords, VHDL and software keywords should not be used (problems may occur later in the design flow). There are no particular problems with EDIF, SDF and Windows keywords, but for safety they should also be avoided in descriptions.				
	LEVEL RULE				
	Checker verifies that name of each object does not belong to one of the restricted sets of keywords:				
	 if name belongs to Verilog set (built-in) => violation (message-2) 				
	 if name belongs to VHDL/EDIF/SDF/Windows set => violation (message-1) 				
	Note-1: sets of keywords are defined in the configuration file:				
CHECKER	 additional sets can be defined, for example: 				
BEHAVIOR	 KEYWORD_CATEGORIES = ["EDIF", "SDF", "Windows", "PSL", "SYSTEM_VERILOG"] 				
	 each set (except built-in Verilog) can be extended with any keywords necessary for the target design (using configuration file), for example: 				
	<pre>- KEYWORD_LIST_WINDOWS = ["CON", "AUX", "COM1", "COM2",]</pre>				
	Note-2: see rule 1.1.1.2 for {ObjectClass} substitution table				

EXAMPLE-1: [1] module name belongs to Verilog-keywords category => violation (message-2)

<pre>module Task; ************************************</pre>	Module name "Task" violates basic naming convention. Low er-case version of the name corresponds to Verilog-HDL keyw ord "task".
EXAMPLE-2: [1] wire name belongs to Windows	s-keywords category => violation (message-1)
wire [8:0] <u>COM1</u> ; ←	Signal name "COM1" violates basic naming convention. Name belongs to keyw ords category "Window s".

RULE NAME	Names containing "VDD ", "VSS", "VCC", "GND" or "VREF" must not be used (upper case or lower case or mixed case)				
MESSAGE	{ObjectClass} name "{ObjectName}" violates basic naming convention. It contains erroneous part(s): {list_of_violated_name_fragments}.				
PROBLEM	Names containing "VDD", "VSS", "VCC", "GND", "VREF" must not be used (uppercase or lowercase).				
DESCRIPTION	LEVEL	RULE			
CHECKER BEHAVIOR	Checker verifies object names: – if there is any fragment from the restricted set => violation Matching algorithm is case-insensitive. Note-1: set of fragments is configurable Note-2: see rule <u>1.1.1.2</u> for {ObjectClass} substitution table				

EXAMPLE-1: [1] register name is equal to the restricted fragment "GND" => violation

reg <u>GND</u> ; ←	Signal name "GND" violates basic naming convention. It contains erroneous part(s): ["GND"]
EXAMPLE-2: [1] wire name includes restricted	fragment "VCC" => violation
wire NetTo <u>Vcc</u> ; ←	Signal name "NetToVcc" violates basic naming convention. It contains erroneous part(s): ["VCC"]
EXAMPLE-3: [1] port name includes two restric [2] note: "VREF" is specified twice	ted fragments: "VREF" and "VSS" => violation e, but displayed once in the violation message
<pre>input <u>VREF_vss</u>2<u>Vref</u>;</pre>	Port name "VREF_vss2Vref" violates basic naming convention. It contains erroneous part(s): ["VREF", "VSS"]

RULE NAME	Do not disting letters (Abc, ab	uish names by using upper or lower case English		
MESSAGE-1	{ObjectClass} nan case. Such namin	me "{ObjectName}" has duplicates which differ only by letter g style should be avoided.		
	DETAIL {ObjectCl	ass} name "{ObjectName}" differs only by letter case.		
MESSAGE-2	{ObjectClass} na objects with the s	me "{ObjectName}" has duplicates. Avoid naming different ame identifier.		
	DETAIL Duplicate	identifier: {ObjectClass} name "{ObjectName}".		
PROBLEM DESCRIPTION	Semiconductor nami Such naming modific significantly and pos should not be disting	ng conventions often limit the usage of upper case or lower case letters. ations may alter some of the names distinguished only by letter case quite st-layout verifications becomes very difficult to understand. So all names uished only by the cases of the letters used (e.g. abc vs. ABC).		
	LEVEL RULE			
	Checker search in ea	ich scope and all upper scopes for:		
	 all identifiers 	s differ only by case of the letters => violation (message-1)		
CHECKER	– all equal ide	ntifiers => violation (message-2)		
DENAVIUK	Note-1: if any identifie	ers are in parallel scopes => no rule violation.		
	Note-3: see <u>1.1.1.2</u> fo	or {ObjectClass} description.		
 [2] the same module name is equal to the name of signal declared in one of lower level of scop hierarchy => violation (message-2); [3] name of the first module is equal to the name of signal declared in another module (top2), i. in parallel scope => no violation. 				
<pre>module top1;</pre>	*	Module name "top1" has duplicates which differ only by letter case. Such naming style should be avoided.		
task Res		Module name "top1" has duplicates. Avoid naming different objects with the		
	begin : block1	same identifier.		
	reg <u>top1</u> ; 👞			
	end	Duplicate identifier: Signal name "top1".		
endtask				
task Topi	l; *			
 endtask	=*			
endmodule				
<pre>module top2 (in1, out1);</pre>				
- 00P2	,,			
 reg <u>top1</u> ,	;			
•••				
endmodule				

RULE NAME	Do not use an '_'(underscore) at the end of the primary port name or module name , and do not use '_' consecutively					
MESSAGE	{ObjectClass} name "{ObjectName}" ends with underscore('_') or contains consecutive underscores.					
PROBLEM DESCRIPTION	In VHDL there is a convention which states that the final character must not be underscore ('_'). Also this character is sometimes used in gate level verification by VITAL. So it is recommended to avoid using underscore at the end of modules and primary port names to avoid problems in mixed-language projects. When two or more underscores are used consecutively it is often difficult to define exact number of underscore characters. Such situation may lead to identifiers mismatching so it is recommended to avoid it too.					
CHECKER	Checker collects identifiers of all modules and primary ports.					
BEHAVIOR	violation					
	Note-1: see <u>1.1.1.2</u> for {ObjectClass} description.					

EXAMPLE-1: [1] module name ends with underscore => violation;

[2] name of primary port contains two underscores consecutively => violation



EXAMPLE-2: [1] module name contain only one underscore character => no violation;

[2] identifier contain two underscores consecutively, but parameter is not included in list of checking object => no violation;

[3] Input of task violates current restrictions for identifiers, but it is not primary port => no violation.

```
module to p;
```

```
...
parameter <u>para</u> m = 1'b0;
....
task task1;
    input <u>in</u> 1;
    ...
endtask
....
```

```
endmodule
```

RULE NAME	RULE NAME Add an identifying symbol at the end of the name so the polarit negative logic signals is clearly identified ("_X", "_N", example).				
MESSAGE-1	Declaration of control signal "{SignalName}" intends it to be used as {LogicType} logic signal, but both polarities are used.				
	DETAIL Signal is used as {LogicType} logic.				
MESSAGE-2	Active low control signal "{SignalName}" violates basic naming convention. Add an identifying symbol ("_X" or "_N") at the end of the name so the polarity of negative logic signals is clearly identified.				
MESSAGE-3	Active high control signal "{SignalName}" violates basic naming convention. Identifying symbol ("_X" or "_N") should be added only at the end of the negative logic signal name to identify its polarity clearly.				
PROBLEM DESCRIPTION	To make design easier to understand add an identifying symbol ("_X", "_N", for example) at the end of negative logic signals (suffix). If an identifier is added at the beginning of signal name (prefix), like "X_", it becomes difficult to distinguish it from identifiers of hierarchies or identifiers of delimiting function. Therefore, to identify negative logic signals, delimit with "_"(underscore) at the end followed by identifying characters such as 'X' or 'N'. If adding an identifier of clock system at the end, an identifier of negative logic signal can be used just before it, for example: "SIG_X_CLK1".				
	LEVEL RECOMMENDATION 3				
	Checker verifies control signals:				
	 actual polarity (AP) of each control signal X is detected: 				
	 for clock signals AP is detected by sensitivity list; 				
	 for other controls (asynchronous/synchronous reset, set and enable) AP is detected by conditional branch; 				
	 detect the intended polarity (IP) from the control signal declaration (by the regular expression "\w+_[NX] (\w+) ?") 				
	 if AP is not the same in all usage cases: 				
DEFICIENCE	 if parameter CHECK_MIXED_EDGE_SIGNALS == "1" 				
	 if AP != IP => violation (message-1 + detail per each improper usage) 				
	 else if AP is the same for all usage cases: 				
	 if IP is positive and AP != IP => violation (message-2) 				
	 if IP is negative and AP != IP => violation (message-3) 				
	Note: parameter CHECK_MIXED_EDGE_SIGNALS defines whether to check signals both polarities of which are used: "1" means yes, "0" means no (default value is "0").				

EXAMPLE-1: [1] clock signal – AP = positive, IP = positive => no violation;

[2] asynchronous reset signal – AP(detected by conditional branch) = negative, IP = positive => violation (message-2);

[3] synchronous set signal – AP(detected by conditional branch) = negative, IP = positive => violation (message-3).

<pre>module ff (<u>clk, rst, set n</u>, d, q);</pre>	Active high control signal "set_n" violates basic naming convention. Identifying symbol ("_X" or "_N") should be added only at the end of
input rst;	
<pre>input set_n; input d; output reg q;</pre>	Active low control signal "rst" violates basic naming convention. Add an identifying symbol ("_X" or "_N") at the end of the name so the polarity of negative logic signals is clearly identified.

```
always @( posedge clk, negedge rst)
       if ( !rst )
           q <= 1'b0;
       else if ( set n )
           q <= 1'b1;
       else
           q <= d;
endmodule
EXAMPLE-2: [1] clock signal – IP = positive;
           [2] the signal is used in different processes with different polarity;
           [3] parameter CHECK_MIXED_EDGE_SIGNALS value is set to "1" => violation(message-1).
                                                      _____
module ff (<u>clk</u>,d1,d2,q1,q2);
                                     Declaration of control signal "clk" intends it to be used as positive logic
                      ----
                                     signal, but both polarities are used.
    input clk;
                                                  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
    input d1,d2;
                                     .-----
    output reg q1,q2;
                                     Signal is used as positive logic.
   always @( posedge <u>clk</u> )
       q1 <= d1;
   _____
       if ( !<u>clk</u> )
q2 = d2;
                                                              . . . . . . . . . . . . . . . . . .
```

```
endmodule
```

RULE NAME	Instance names should basically be the module names. Instance names that are used more than once should be " <module name="">_<quantity>".</quantity></module>				
	Instance multiple	e names should be based on the module name or <module_quantity> if instances exist.</module_quantity>			
MESSAGE-1	DETAIL-1	Instance name "{InstanceName}" does not correspond to module name "{ModuleName}".			
	DETAIL-2	Module "{ModuleName}" is instantiated multiple times but instantiation names do not correspond to <module_quantity> template.</module_quantity>			
	Instance or <mod< th=""><th>e names within 'generate' statement should be based on the module name lule_quantity> if multiple instances exist.</th></mod<>	e names within 'generate' statement should be based on the module name lule_quantity> if multiple instances exist.			
MESSAGE-2	DETAIL-1	Instance name "{InstanceName}" does not correspond to module name "{ModuleName}".			
	DETAIL-2	<i>Module "{ModuleName}" is instantiated multiple times but instantiation names do not correspond to <module_quantity> template.</module_quantity></i>			
PROBLEM DESCRIPTION	Instance names should be based on the module name. If multiple instances exist name them in such a way: " <module name="">_<quantity>". Giving meaningful names to instances makes a design hierarchy description clearly structured and facilitate understanding the project. If an instance name that does not conform to this naming convention is used, explicitly describe it in the document.</quantity></module>				
	LEVEL	RECOMMENDATION 3			
	Checker s	scans modules and checks module instantiation statements:			
	— f	or modules that are instantiated only once:			
	-	 if instantiation name differs from the following format: ModuleName => violation (detail-1); 			
	_ f	or modules that are instantiated more than once:			
CHECKER BEHAVIOR		 if instantiation name differs from the following format: ModuleName_IntegerNumber => violation (detail-2). 			
	Note-1: m	ain message is defined by the context of instantiations:			
	- \	within global scope of currently scanned module => message-1;			
	- \	within 'generate' block => message-2.			
	Note-2: in	Istantiation names of built-in primitives are not considered.			
	a single ir	DP and arrays of instances are checked under common conditions (array is checked as istance).			

EXAMPLE-1: [1] module is instantiated only once;

[2] instantiation name differs from the module name => violation (message-1 + detail-1).

```
module top;
...
Instance names should be based on the module name or <module_quantity>
if multiple instances exist.
latch latch_inst ( ... );
...
Instance name "latch_inst" does not correspond to module name "latch".
endmodule
```

EXAMPLE-2: [1] module is instantiated two times;

[2] instantiation names differ from the format: ModuleName_IntegerNumber => violation (message-1 + detail-2).

<pre>module top; <</pre>	Instance names should be based on the module name or <module_quantity></module_quantity>	
	if multiple instances exist.	i
ff <u>ff instl</u> ();		- 1
11 <u>11 111502</u> ();	Module "ff" is instantiated multiple times but instantiation names do not	i
	correspond to <module_quantity> template.</module_quantity>	

endmodule

EXAMPLE-3: [1] module is instantiated within 'generate' statement; [2] instantiation names differ from the module name => violation (message-2 + detail-1).

```
generate for ( i = 0; i < 8; i = i + 1 )
```

```
      begin: gen_ff
      Instance names within 'generate' statement should be based on the module name or <module_quantity> if multiple instances exist.

      ff <u>ff_inst</u> ( ... );
      Instance name "ff" does not correspond to module name "latch".
```

RULE NAME	At the top level, module names and port names should consist of 16 or fewer characters and should not be distinguished by upper or lower case alphabet letters			
MESSAGE-1	{ObjectClass} name "{ObjectName}" has {NameLength} characters. Length of top level module and port names should be 16 or fewer characters to use design as the IP core.			
MESSAGE-2	Name "{ObjectName}" of top level module violates basic naming convention. It should consist only of alphabetical letters and numbers to use design as the IP core.			
MESSAGE-3	{ObjectClass} name "{ObjectName}" violates basic naming convention. Top level module and port names should use only upper case or lower case to support systems that are not case sensitive.			
MESSAGE-4	Name "{ObjectName}" of top level port violates basic naming convention. It should consist only of alphabetical letters, numbers and underscores to use design as the IP core.			
MESSAGE-5	Top level port name "{ObjectName}" violates basic naming convention. Underscores should not be used consecutively and at the beginning/ending of the port name to use design as the IP core.			
PROBLEM DESCRIPTION	 In order to use design as an IP core, set of following rules should be considered when describing top-level unit: module name should use only alphabetical letters or numbers and be 16 or fewer characters in length port names should use only alphabetical letters, numbers and underscores (it is prohibited to use underscores at the beginning/ending of the name or to use them consecutively) to support case-insensitive systems, module and port names should consist of upper/lower case only (cases should not be mixed) LEVEL RECOMMENDATION 1 			
CHECKER BEHAVIOR	Checker verifies each module specified as top-level for elaboration. Object names are checked in the following order: module name: if length is greater than 16 => violation (message-1) else if non-alphabetical letters or underscores are used => violation (message-2) else if letter cases are mixed => violation (message-3) each port name: if length is greater than 16 => violation (message-1) else if non-alphabetical letters, numbers or underscores are used => violation (message-4) else if underscores specified at the beginning/end or used consecutively => violation (message-5) else if letter cases are mixed => violation (message-3) 			

EXAMPLE-1: [1] module name contains a digit => violation (message-2);

[2] port name contains consecutive underscores => violation (message-5);

module top3 (SAMPLE CLK,);	Name "top3" of top level module violates basic naming convention. It should consist only of alphabetical letters and numbers to use design as the IP core.	1
endmodule	Top level port name "SAMPLECLK" violates basic naming convention. Underscores should not be used consecutively and at the beginning/ending of the port name to use design as the IP core.	

EXAMPLE-2: [1] module name contains letters having different cases => violation (message-3);

[2] port name has more than 16 characters in length => violation (message-1);

[3] note: port name also contains underscore at the beginning, but no violation is displayed for it (checker consecutively verifies constraints and if the previous one is broken, the next one is not checked);

£	Module name "TopLevel" violates basic naming convention. Top level module and port names should use only upper case or low er case to support systems that are not case sensitive.
<pre>module TopLevel (_serial argument inpu endmodule</pre>	 j; Port name "_serial_argument_input" has 22 characters. Length of top level module and port names should be 16 or few er characters to use design as the IP core.

RULE NAME	Do not use the same instance name or cell name as the ASIC library being used	
MESSAGE-1	{ObjectClass} name "{ObjectName}" violates basic naming convention. Name corresponds to library name "{LibraryName}".	
MESSAGE-2	{ObjectClass} name "{ObjectName}" violates basic naming convention. Name corresponds to attached library "{LibraryName}".	
PROBLEM DESCRIPTION	Naming conventions are specified by the used semiconductor technology flow. These limitations can be quite different depending on the vendor, but there are two common requirements: names of instances and cells should not correspond to the name of ASIC library being used. Also, it is required to avoid names that are the same as libraries used by the simulator.	
	LEVEL RULE	
	Checker verifies the name of each instance or cell:	
	 if it corresponds to the name of the ASIC library being used => violation (message-1) 	
	 list of ASIC libraries is configurable through configuration file parameter LIB_LIST ("GTECH", "LVT", "HVT" – by default) 	
CHECKER	 if it corresponds to the name of attached library => violation (message-2) 	
	 attached libraries are specified with the "I" switch (for example, "vlog test.v -I STD -alint" invokes checking of the source file "test.v" with attached library "STD") 	
	Note: cell is a module marked with a pair of directives `celldefine - `endcelldefine	
	Note: letter cases are ignored	

EXAMPLE-1: [1] the name of the instance corresponds to the ASIC library "GTECH" => violation (message-1)

```
    Instance name "Gtech" violates basic naming convention. Name
    corresponds to library name "GTECH".
    FPU_UNIT Gtech( .SEL( SEL ), ... );
```

EXAMPLE-2: [1] name of the cell corresponds to the attached library "STD" ("-I STD" is specified for compilation) => violation (message-2)

`celldefine	Cell name "std" violates basic naming convention. Name corresponds	1
modulo std();	to library name "STD".	į

endmodule

`endcelldefine

1.1.2 Naming conventions of circuit and port names should be considered by the hierarchy

STARC_VLOG 1.1.2.1

RULE NAME	Module names and instance names should be between 2 and 32 characters in length		
MESSAGE-1	{ObjectClass} name "{ObjectName}" has {NameLength} characters. Module names and instance names should be between {MIN_LENGTH} and {MAX_LENGTH} characters in length.		
PROBLEM DESCRIPTION	Logic synthesis tools may change module or instance names if they exceed 32 characters. Also there are ASIC vendors limitations which states allowable length between 2 and 32 characters for such identifiers. According to the constraints, module and instance names should be between 2 and 32 characters in length.		
MESSAGE-2	{ObjectClass} name "{ObjectName}" has {NameLength} characters. A length of {MAX_LENGTH_RECOMMEND} or fewer characters is recommended.		
	Long instance names decrease readability when objects (signals, functions etc.) from lower levels of hierarchy are used. Instance names of 16 or fewer characters is recommended.		
DESCRIPTION	LEVEL RECOMMENDED 2		
MESSAGE-3	{ObjectClass} name "{ObjectName}" has {NameLength} characters. Instance names with hierarchy should be less than {MAX_LENGTH_HIER} characters.		
PROBLEM DESCRIPTION	A hierarchy may be flattened by some tool which is used at later stages. It leads to difficulties if instance names are long and hierarchy is deep. Therefore, it is recommended that an instance names including module hierarchy should be 128 or fewer characters.		
	LEVEL RECOMMENDED 3		
<u> </u>	1) Checker verifies all module and instance names		
	 if length is less than MIN_LENGTH or greater than MAX_LENGTH characters => violation (message-1). 		
	1) Checker verifies all instance names		
CHECKER BEHAVIOR	 if length is greater than MAX_LENGTH_RECOMMEND characters => violation (message-2). 		
	 3) Checker verifies all hierarchical instance names (identifiers connected via hierarchy separator) if accumulated hierarchical identifier length is greater than MAX_LENGTH_HIER characters => violation (message-3). 		
	Note-1: values of parameters MIN_LENGTH, MAX_LENGTH, MAX_LENGTH_RECOMMEND, MAX_LENGTH_HIER are defined in configuration file.		
	Note-2: see <u>1.1.1.2</u> for {ObjectClass} description.		

EXAMPLE-1: [1] module name is only one character in length (shorter than MIN_LENGTH) => violation (message-1); [2] instance name longer than recommended length => violation (message-2)

	[2] instance name longer t	inen recommended length => violation (message-2)
module	<u>±;</u> ∢	Module name "t" has 1 characters. Module names and instance names should be betw een 2 and 32 characters in length.
	submod too long instance na	<u>ine</u> ();
endmodu	 le	Instance name "too_long_instance_name" has 22. characters. A length of 16 or few er characters is recommended.



EXAMPLE-2: [1] instance name is longer than MAX_LENGTH => violation (message-1); [2] note: only one message is produced.

RULE NAME	Output port names and the connected net names should be the same	
MESSAGE	There is instantia connect	a name inconsistency between port(s) and connected net(s) in the module ation statement. Net name of the upper level to which a port name is and should be the same.
	DETAIL	Net name "{SignalName}" differs from the port name "{PortName}".
PROBLEM DESCRIPTIONIt is best that the net name of the upper level to which an output signal name i the input signal name are the same. The output signal name is used for an ir even when the output signal is input to multiple blocks. Such naming convention to trace signal values because output signals are more important for debugging p When using multiple instances of the same module hierarchy identification chair added to the net names.		that the net name of the upper level to which an output signal name is connected and signal name are the same. The output signal name is used for an input signal name in the output signal is input to multiple blocks. Such naming conventions makes it easier ignal values because output signals are more important for debugging purposes. Ing multiple instances of the same module hierarchy identification characters should be the net names.
	LEVEL	RECOMMENDATION 2
	Checker	detects module instances on each level of project hierarchy:
CHECKER BEHAVIOR	— i	f module is instantiated two and more times on the same level instantiation statements of the module are not checked
		for modules instantiated only once every port name and connected net name are checked
		 if the names are different => violation
	Note-1: b	oth ordered and named port connection types are checked
	Note-2: e	xpressions on port map are ignored

EXAMPLE-1: [1] module mod1 instantiation statement contains net name which differs from port name (ordered port connection is used, one port is unconnected but it is allowed) => violation;

[2] module mod2 instantiation statement contains net name which differs from port name (named and implicit port connection is used) => violation;

[3] module mod3 instantiation statement contains net name which differs from port name, but the module is instantiated more then once => no violation;

<pre>module mod1 (in1, in2, out1, out2);</pre>	
endmodule	
<pre>module mod2 (a, b ,c);</pre>	
endmodule	There is name inconsistency betw een port(s) and connected net(s) in
<pre>module mod3 (x, y);</pre>	the module instantiation statement. Net name of the upper level to which a port name is connected should be the same.
endmodule	
// ////////////////////////////////////	Net name "in" differs from the port name "in1".
module top;	
\cdots	There is name inconsistency between port(s) and connected pet(s) in
mod2 inst2 (_a(out1), _*);<	the module instantiation statement. Net name of the upper level to
mod3 inst3 (.x(<u>xxx</u>), .y(y));	which a port name is connected should be the same.
mod3 inst4 (.*);	
endmodule	Net name "in" differs from the port name "in1".

1.1.3 Give meaningful names for signals

STARC_VLOG 1.1.3.1

RULE NAME	Signal names, port names, parameter names, `define names and function names should be between 2 and 40 characters in length	
MESSAGE-1	{Obje betwe	ctClass} name "{ObjectName}" has {NameLength} characters. It should be en {MIN_LENGTH} and {MAX_LENGTH} characters in length.
PROBLEM	The nu recomr	mber of characters in signal names, port names, parameter names and function names is nended to be between 2 and 40 to make project code easy to read and understand.
DESCRIPTION	LEVEL	MANDATORY
MESSAGE-2	{ObjectClass} name "{ObjectName}" has {NameLength} characters. The length of {MAX_LENGTH_RECOMMEND} or fewer characters is recommended.	
PROBLEM DESCRIPTION	A tool u name Therefe	used at a later stage might convert a signal name which is too long. Although a long signal is more understandable than a short one, an overly long name makes it unreadable. ore, the recommended basis for signal name is up to 24 characters in length.
	LEVEL	RECOMMEND 2
	1) Che	cker verifies signal, port, parameter, function names
	_	if length is less than MIN_LENGTH or greater than MAX_LENGTH characters => violation (message-1)
	2) Che	cker verifies signal and port names
CHECKER BEHAVIOR	-	if length is greater than MAX_LENGTH_RECOMMEND characters => violation (message-2)
	Note-1 are def	: values of parameters MIN_LENGTH, MAX_LENGTH, MAX_LENGTH_RECOMMEND ined in configuration file.
	Note-2 Note-3	: for signal or port name only one message (message-1 or message-2) is produced. : see <u>1.1.1.2</u> for {ObjectClass} description

EXAMPLE-1: [1] parameter name is shorter than MIN_LENGTH => violation (message-1).

parameter	₽; ←	Parameter name "p" has 1 characters. It should be betw een 2 and 40 characters in length.	
		·	

EXAMPLE-2: [1] port name is longer than recommended => violation (message-2); [2] signal name is longer than MAX_LENGTH => violation (message 1).



1.1.4 Naming conventions of *include* file, *parameter* and `*define* (different from VHDL)

STARC_VLOG 1.1.4.1

RULE NAME	Do not use parameters with the same name for different modules	
MESSAGE	Module "{M parameter(s may lead to put data to parameter v	oduleName}" has "{ParamName}" parameter, which name is equal to) declared in module(s) from other hierarchy(ies). Current description confusion with duplicated parameters, because it is recommended to be used as parameters into `include files to make it easy to change alues.
	DETAIL-1	Module "{ModuleName}" has parameter with the same name "{ParamName}".
	DETAIL-2	Instance "{InstanceName}" of module "{ModuleName}".
PROBLEM DESCRIPTION	Whenever possible, data to be used as parameters should be put into include files, thus making it easy to change parameter values. But care should be taken with parameter names to avoid confusing when including file with parameters declarations. Distinguish parameters used for the overall design from parameters used only under particular hierarchies, and place each one into a separate include file.	
	LEVEL	RECOMMENDATION 3
CHECKER BEHAVIOR	Checker verifi – if the – f – f	es modules from the library: re are modules in the design that contain parameter declarations with equal names: for each hierarchy level (hierarchy begins from top-level – in other words, multiple hierarchies are possible in case of multiple top-levels in the design) and parameter name: - if parameter with the same name exists in any instance (of another module) that is neither a child, nor a parent of the analyzed instance => violation example #1: parameters with same name in modules from different levels of parallel hierarchies, bur upper level module also has parameter with the name => no violation hierarchy Image: 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1



EXAMPLE-1: [1] consider structure described at the picture below;

[2] parameters with same names declared within two modules;

[3] the modules instantiated at the same hierarchy level = > violation.

Note: parameter DISPLAY_INSTANCES value is set to "1" => detail messages 2 are displayed.



endmodule

EXAMPLE-2: [1] consider structure described at the picture below;

[2] parameters with same names declared within both top-level module and instantiated modules => no violation.



[2] parameters with same names declared within two modules;

[3] the modules instantiated at the same hierarchy level, but to different top-level modules (belongs to different hierarchies scanned separately) => no violation.



//second top module declaration
module top2 (...);

• • •

mod2 <u>mod2</u> (...);

endmodule

//sub-modules declaration
module mod1(...);

parameter <u>p1</u> = 32;

...

endmodule

module $\underline{mod2}(\ldots)$;

parameter $\underline{p1} = 8;$

• • •

endmodule

RULE NAME	Use `define definitions declared in the same module only (Verilog only)	
MESSAGE	Macro "{Mac `define defi generation d	croID}" is used in module "{ModuleName}" {UsageCount} time(s). Use nitions declared only in the current module to enable separate of each module by the logic synthesis tool.
	DETAIL	Global macro used
PROBLEM	It is recomme defined in oth each module s	ended not to use macro defined with `define directive on the global position or er modules. When globally defined macro is used, generation of logic circuit for separately becomes impossible.
	LEVEL	RECOMMENDATION 1
CHECKER BEHAVIOR	Checker verifies each 'text_macro_id' statement: – if it is not defined in the current module => violation Note-1: to be defined in the current module means to be defined after the 'module' keyword Note-2: 'text_macro_id' statement refers to the definition created with the `define directive	

EXAMPLE-1: [1] module accesses macro "LENGTH" is not defined in the current module => violation

`define LENGTH 8	Macro "LENGTH" is used in module "tb" 1 time(s). Use `define definitions declared only in the current module to enable separate
<pre>module tb; < wire[`LENGTH - 1: 0]</pre>	generation of each module by the logic synthesis tool.
endmodule	Global macro used

EXAMPLE-2: [1] module accesses macro "COMB" defined outside the module => violation (message-2, because it is defined in the included file "defines.h")

<pre>`include "defines.h"</pre>	Macro "COMB" is used in module "dev8" 2 time(s). Use `define definitions declared only in the current module to enable separate generation of each module by the logic synthesis tool.	
`ifdef COMB	Global macro used	· 1 1 1

^{...} endmodule

EXAMPLE-3: [1] module accesses macro "COMB" defined in the included file "defines.h" => no violation ("defines.h" is included locally)

```
module dev8( ... );
    `include "defines.h"
    ...
    `ifdef COMB
    ...
    `ifdef COMB
    `endif
    ...
```

endmodule

EXAMPLE-4: [1] module accesses macro "COMB" that is not defined in current file (neither globally nor included) => no violation

module dev8(...);
 `ifdef COMB
 ...
 `endif
endmodule

RULE NAME	Fixed values should not be connected directly to output ports	
MESSAGE-1	Constant is directly connected to output port "{ObjectName}". It may cause problems during logic equivalence checks.	
PROBLEM DESCRIPTION	Fixed values should not be connected directly to output ports. After synthesis optimization is applied from the upper levels of the hierarchy, ports that are directly connected to fixed values can become unconnected. Such situation causes problems during the logic equivalence checks.	
	LEVEL	RECOMMENDATION 1
MESSAGE-2	Constant i "{ModuleNa optimizatior	s assigned to {PortCount} port(s) of lower layer module me}". Some redundant logic may remain after applying synthesis n.
	DETAIL-1	Constant is assigned to instance port
PROBLEM DESCRIPTION	When fixed values are connected to ports of lower hierarchy level, another problem tends to occur there. Some redundant logic might remain after applying of the synthesis optimization => gate count will be increased.	
	LEVEL	REFERENCE
CHECKER BEHAVIOR	 1) Checker scans output/inout port drivers (continuous and procedural assignment statements) in synthesizable context: if constant/parameter is assigned => violation (message-1) 2) Checker verifies list of port connections in the module instantiation statements: if constant/parameter is connected to the input port => violation (message-2) 	

EXAMPLE-1: [1] 'assign' statement connects constant to output port => violation (message-1); [2] note: constant is member of concatenation;

<pre>output [1:0] TRAN_A;</pre>		- 1
reg SAMPLE;	Constant is directly connected to output port "IRAN_A[1]". It may cause problems during logic equivalence checks.	i I I
assign <u>TRAN A</u> = { 1'b0, SAMPLE };		

EXAMPLE-2: [1] parameter is connected to the input port of the component => violation (message-2);

module circ(input [1:0] SAMPLE, output AL);
...
endmodule
...
module top;
parameter [1:0] STOP_B;
Constant is assigned to 1 port(s) of low er layer module "circ". Some
redundant logic may remain after applying synthesis optimization.
circ <u>CIRC 8t</u>(.SAMPLE(<u>STOP B</u>), .AL(...))
...
endmodule
Constant is assigned to instance port

RULE NAME	Clarify <v only)</v 	value>'b, 'h, 'd, 'o specification for parameters (Verilog	
MESSAGE-1	Parameter "{ObjectName}" is initialized with value "{ParamValue}" without base specifier. Describe 'b, 'h, 'd or 'o clearly when initializing a parameter.		
MESSAGE-2	Parameter "{ObjectName}" is initialized with expression which contains {IllegalConstCount} constant(s) without base specifier. Describe 'b, 'h, 'd or 'o clearly when using constants for parameter initialization.		
	DETAIL-1	Base is not specified for constant "{ConstValue}"	
MESSAGE-3	Parameter is initialized with value "{ParamValue}" without base specifier. Describe 'b, 'h, 'd or 'o clearly when initializing a parameter.		
MESSAGE-4	Parameter is initialized with expression which contains {IllegalConstCount} constant(s) without base specifier. Describe 'b, 'h, 'd or 'o clearly when using constants for parameter initialization.		
	DETAIL-1	Base is not specified for constant "{ConstValue}"	
PROBLEM DESCRIPTION	It is strongly recommended to describe the base specification clearly for parameter numeric values greater than 8 ('b, 'h', 'o, 'd). If base is not specified, there is a possibility to introduce a mistake (for example, 11 is not 'h11). Moreover, descriptions without base specifiers are harde to maintain.		
	LEVEL	RECOMMENDATION 1	
	Checker verifie	es statements containing parameter initialization with numeric value:	
	– parar	neter / localparam	
	– comp	ponent instantiation	
	– defpa	aram	
	Numeric value	e can be assigned with:	
CHECKER BEHAVIOR	– single	e constant (violation when base is not specified and value is greater than 8):	
	— I	nessage 3 (when parameter name is unknown)	
	– expre	ession (operations with another constants or parameters) => each numeric constant ecked (violation when base is not specified and value is greater than 8):	
	– r	nessage-2 (when parameter name is known)	
	– r	message-4 (when parameter name is unknown)	

EXAMPLE-1: [1] numeric value (greater than 8) without base specifier initialize parameter => violation (message-1, because there is no expression, and parameter name is known)

	Parameter "PARAM" is initialized with value "32" without base	Ì
<pre>parameter PARAM = 32; ***********************************</pre>	specifier. Describe 'b, 'h, 'd or 'o clearly w hen initializing a parameter.	1

EXAMPLE-2: [1] instantiated component "generic_divider" is not compiled to the working library yet => port names are unknown;

[2] parameter is overridden at instance "CLK_DIV_10" with a single constant "10" without base specifier => violation (message-3, due to unknown parameter name);

generic_divider #(<u>10</u>) CLK_DIV_10(...); Parameter is initialized with value "32" without base specifier. Describe 'b, 'h, 'd or 'o clearly w hen initializing a parameter. **EXAMPLE-3:** [1] instantiated component "generic_divider" is not compiled to the working library yet => port names are unknown;

[2] parameter is overridden at instance "CLK_DIV_20" with an expression containing another parameter and numeric value "20" without base specifier => violation (message-4, due to expression and known parameter name, since naming connection is used);

[3] note: there is no warning for declaration of parameter "BASE" – it is initialized with value without base specifier – but it is not greater than 8;

parameter BASE = 8;	Parameter is initialized with expression which contains 1 constant(s) without base specifier. Describe 'b, 'h, 'd or 'o clearly when using constants for parameter initialization.
<pre>generic_divider #(.FACTOR(<u>BASE + 20</u>) </pre>) CLK_DIV_20();
Υ.	Base is not specified for constant "20"

RULE NAME	Specify bi	t width if it is greater than 32 bits	
MESSAGE-1	Parameter "{ObjectName}" is initialized with value "{ParamValue}" without width specifier. Specify bit width directly when declaring parameters greater than {CHECK_BIT_WIDTH_GREATER_THAN} bits.		
MESSAGE-2	Parameter "{ObjectName}" is initialized with expression which contains {IllegalConstCount} constant(s) without width specifier. Specify bit width directly when declaring parameters greater than {CHECK_BIT_WIDTH_GREATER_THAN} bits.		
	DETAIL	Bit width is not specified for constant "{ConstValue}".	
MESSAGE-3	Parameter is initialized with value "{ParamValue}" without width specifier. Specify bit width directly when declaring parameters greater than {CHECK_BIT_WIDTH_GREATER_THAN} bits.		
MESSAGE-4	Parameter is initialized with expression which contains {IllegalConstCount} constant(s) without width specifier. Specify bit width directly when declaring parameters greater than {CHECK_BIT_WIDTH_GREATER_THAN} bits.		
	DETAIL	Bit width is not specified for constant "{ConstValue}".	
MESSAGE-5	Decimal cor directly {CHECK_BI	nstant greater than 32 bits is truncated by compiler. Specify bit width when declaring parameters greater than T_WIDTH_GREATER_THAN} bits.	
PROBLEM DESCRIPTION	Parameters with no width specified have bit width 32. When parameter exceeds 32-bit capacity and bit width is not specified parameter may be trimmed by the compiler. So it is recommended to specify bit width if it is greater than 32.		
	LEVEL	RULE	
	Checker detec	ets all parameter initialization expressions :	
	– parar	neter redefinition in module instantiation statement	
	– parar	neter redefinition in defparam statement	
	Checker verifie	es constants in detected expressions:	
 if constant does not have width specifier <integer_literal>{ 'b 'h 'd 'o } and o width is greater than rule parameter CHECK_BIT_WIDTH_GREATER_THAN violation</integer_literal> 		stant does not have width specifier <integer_literal>{ 'b 'h 'd 'o } and constant is greater than rule parameter CHECK_BIT_WIDTH_GREATER_THAN => ion</integer_literal>	
BEHAVIOR	-	 if the expression contains only one constant => message-1 	
		in case of XREF => message-3	
	-	 if expression contains operation(s) with constants => message-2 (detail message per each constant) 	
	Note 1. volue	in case of XREF => message-4	
	file.		
	Note-2: decim default setting	als longer than 32 bits are trimmed to 32 by VCP, and so cannot be checked with => there is a special warning message-5	

EXAMPLE-1: [1] bit width is 44 and is not specified in parameter declaration statement => violation (message-1);

parameter <u>BW</u> = 'h50077766677;	,
*	Parameter "BW" is initialized with value "h50077766677" without width
· · · · · · · · · · · · · · · · · · ·	specifier. Specify bit width directly when declaring parameters greater
	than 32 bits.
	'
EXAMPLE-2: [1] bit width of decimal parameter is 39 => violation (message-5);

parameter <u>BW</u> = 'd5007776666777;	,
	Decimal constant greater than 32 bits is truncated by compiler. Specify
	bit width directly when declaring parameters greater than 32 bits.

EXAMPLE-2: [1] bit width of decimal parameter is 32, but value of rule parameter CHECK_BIT_WIDTH_GREATER_THAN is changed by configuration file to 30 => violation (message-1);

parameter BW = 'd4278255360;	
******	Parameter "BW" is initialized with value "4278255360" without width specifier. Specify bit width directly when declaring parameters greater than 30 bits.

1.1.5 Naming should consider clock systems

STARC_VLOG 1.1.5.1

RULE NAME	Basically, use "CLK" or "CK" for clock signal names, "RST_X" or "RESET_X" for reset signal names and "EN" for enable signal names. Add identifiers to the end of these basic names.			
MESSAGE-1	{SignalType} signal "{SignalName}" violates basic naming convention. Use "CLK" or "CK" for clock signal names, "RST" or "RESET" for reset signal names and "EN" for enable signal names. Add up to {IDENT_CHAR_NUMBER} identifying characters to the end of these basic names if multiple {SignalTypeLower} signals exist.			
MESSAGE-2	{SignalType} signal "{SignalName}" matches forbidden pattern "{RegExp}".			
MESSAGE-3	{SignalType} signal "{SignalName}" does not match legal pattern "{RegExp}".			
	In order to improve the readability of a description, a signal name based on the clock system can be used. First, decide the basic signal name for the clock signal, reset signal and enable signal. Then add an identifier to the end of the basic signal name when more than one signals of the same kind exist.			
PROBLEM	It is recommended to use basic signal names of "CLK" or "CK" for a clock signal, "RST_X" or "RESET_X" for a reset signal and "EN" for an enable signal. For example, if multiple clocks exist, add one to three characters to the end of "CLK" or "CK" like "CLK2", "CLKD" or "CLK_CPU", etc.			
DESCRIPTION	Names which suggest a clock system can be given by adding the name of the clock signal source, to the end of the signal name (ex."_CLKM").			
	It would be overly verbose to add clock identification to signals for the entire design. However, knowing which clock each signal is dependent upon is important in systems that employ two-phase or three-phase latch based designs or use asynchronous transfer. A clock name should be added when designing such circuits.			
	LEVEL RECOMMENDATION 3			
	Checker detects clock, reset and enable signals in each process:			
	 identifiers of each detected signal should match the pattern: 			
	<pre>- clock - CL?K(_[XN])?(_?[a-zA-Z0-9]{1,IDENT_CHAR_NUMBER})?</pre>			
	– reset –			
CHECKER BEHAVIOR	(RST RESET) (_[XN])? (_?[a-zA-ZO-9]{1,IDENT_CHAR_NUMBER})?			
	- enable - EN (_[XN])?(_?[a-zA-Z0-9]{1,IDENT_CHAR_NUMBER})?			
	 If identifier does not match corresponding pattern => violation (message-1) Note 1: and 1 1 2 for details about messages 2.2 and system regular expressions 			
	Note-1: see <u>1.1.1.2</u> for details about messages 2,5 and custom regular expressions.			
	to be specified at the end of signal name (default value is 3).			

EXAMPLE-1: [1] reset signal does not match the pattern (basic name is inappropriate) => violation (message-1); [2] enable signal does not match the pattern (number of identifying characters specified after basic name exceeds allowed number) => violation (message-1). Note: parameter IDENT_CHAR_NUMBER value is default (IDENT_CHAR_NUMBER = 3).



1.2 Synchronous design

1.2.1 Clock synchronous design

STARC_VLOG 1.2.1.1

RULE NAME	Designs should use a single clock/single edge as much as possible			
	Module "{ModuleName}" uses {CLKCount} different clock lines. Designs should use a single clock as much as possible.			
MESSAGE-1	DETAIL-1	Process infers FF(s) with clock signal "{CLKName}" from {FFCount} signal(s)		
MESSAGE-2	Module "{ModuleName}" uses {CLKCount} different clock lines. Currently allowed clock domains = {CLOCK_DOMAINS_ALLOWED}.			
MESSAGE-2	DETAIL-1	Process infers FF(s) with clock signal "{CLKName}" from {FFCount} signal(s)		
PROBLEM DESCRIPTION	with really large designs, the circuit operation speed is analyzed using static timing instead of logic simulation. If the clock system is complex, such analysis becomes system is represented as a few smaller systems operating with a single clock and a mmended not to use multiple clock lines. In cases, when multiple clocks are eir count should be reduced as much as possible.			
	LEVEL	RECOMMENDATION 1		
CHECKER BEHAVIOR	Checker collects clock signals (by extracting them from a flip-flops inferred in the current module): if not all flip-flops are using the same clock signal => violation: message-1, if parameter CLOCK_DOMAINS_ALLOWED is equal to 1 (default) message-2, if parameter CLOCK_DOMAINS_ALLOWED is greater than 1 Note: parameter CLOCK_DOMAINS_ALLOWED can be set up for designs where multiple clocks are required Note: clock edges are checked in rule <u>1.4.3.6</u>			

EXAMPLE-1: [1] two 'always' processes infer flip-flops having different clock signals => violation (message-1)



EXAMPLE-2: [1] three 'always' processes infer flip-flops having different clock signals whereas parameter CLOCK_DOMAINS_ALLOWED = 2 => violation (message-2);

module <u>trn</u>(...); -----| Module "trn" uses 3 different clock lines. Currently allow ed clock _ _ _ _ _ _ _ _ . . . domains = 2 always @(posedge CLK 1) begin - - -REG_A <= OP_STATE;</pre> ₹._ . - - - - - end Process infers FF(s) with clock signal "CLK_1" from 1 signal(s) _ _ _ _ _ _ _ _ _ _ ---------always @(posedge CLK_2) begin if(RESET) Process infers FF(s) with clock signal "CLK_2" from 1 signal(s) REG_B <= 1'b0; else _____ REG_B <= TS_STATE;</pre> -- Process infers FF(s) with clock signal "CLK_3" from 2 signal(s) end ¥ . . . always @(negedge CLK_3) begin REG_C <= PS_STATE_0;</pre> REG_D <= PS_STATE_1;</pre> end

[2] note: reducing clocks number here to the two eliminates violation;

STARC_VLOG 1.2.1.2

RULE NAME	Do not cro as AND, C	eate an RS latch or FF using standard primitive cell such PR.		
MESSAGE-1	Detected combinational description of the circuit that is similar to RS latch. Avoid describing latches with standard primitive cells because timing analysis tools can treat it as feedbacks in combinational circuits.			
	Detected combinational description of the circuit that is similar to RS latch. Avoid describing latches with standard primitive cells because timing analysis tools can treat it as feedbacks in combinational circuits.			
	DETAIL-1	Asynchronous loop propagates through combinational logic.		
MESSAGE-2	DETAIL-2	Asynchronous loop propagates through combinational logic line "{LineName}".		
	DETAIL-3	Asynchronous loop propagates through submodule instance "{InstanceName}" from port "{InputPortName}" to "{OutputPortName}".		
PROBLEM DESCRIPTION	FF or latch can be created by using primitive cells (as D-latch described by primitives shown at the picture), but this could be treated by the timing analysis tool as feedback to a combinational circuit (see also $1.2.1.3$).			
	LEVEL	RULE		
	Checker scans net list for the presence one of the following feedback types (described at the picture):			
CHECKER - if connection and feedback between two gates (either direct or inverted is present => violation		esent => violation		
	Note: parame message (see	eter DETAILED_PROPAGATION_CHAIN configures displaying <u>1.2.1.3</u> for information about messages displaying).		

EXAMPLE-1: [1] D-latch is described using primitives (see picture in "PROBLEM DESCRIPTION" section); [2] feedback of mentioned type is detected => violation Note: parameter DETAILED_PROPAGATION_CHAIN is set to 0.

module top (c, d, out);
input c;
input d;
output out;
wire cd, ccd;
wire nout;
nand (cd, c, d);
nand (cd, c, cd);
nand (out, cd, nout);
nand (nout, ccd, out);
Detected combinational description of the circuit that is similar to RS
latch. Avoid describing latches with standard primitive cells because
timing analysis tools can treat it as feedbacks in combinational circuits.

EXAMPLE-2: [1] FF is described using primitives (see picture below); [2] two feedbacks are detected => two violations

Note: parameter DETAILED_PROPAGATION_CHAIN is set to 1 => message-2 is used.



STARC_VLOG 1.2.1.3

RULE NAME	Do not use feedback in combinational circuits				
	Combinational feedback is detected on line "{FeedbackLineName}". Do not use feedbacks in combinational circuits to avoid the effect of a feedback loop during the timing analysis				
	Combinatio circuits to a	nal feedback is detected. Do not use feedbacks in combinational void the effect of a feedback loop during the timing analysis			
	DETAIL-1	Asynchronous loop propagates through combinational logic			
MESSAGE-1	DETAIL-2	Asynchronous loop propagates through combinational logic line "{LineName}"			
	DETAIL-3	Asynchronous loop propagates through {ObjectType} "{SignalName}" {PortType} input			
	DETAIL-4	Asynchronous loop propagates through submodule instance "{InstanceName}" from port "{InputPortName}" to "{OutputPortName}"			
PROBLEM DESCRIPTION	Static timing analysis tools are used to analyze the circuit operation speed for large designs. Combinational circuit feedbacks carry into the effect of a feedback loop during timing analysis and should be avoided.				
	LEVEL	RULE			
CHECKER BEHAVIOR	 Checker scans the design hierarchy to detect feedbacks that are propagated through combinational paths: each signal is propagated through subsequent combinational paths in order to detect the feedback a combinational path is a path that allows asynchronous propagation of signal (see Note-1 for feedback signal propagation rules) if there is such a path in the design hierarchy (through which propagated signal will asynchronously return to its source) => combinational feedback loop is detected and violation message is displayed (see Note-2 for message displaying rules) Note-1: following rules are imposed on propagation of signal through the design hierarchy: propagation stops on following objects (picture at the right side shows stop of propagation for the "SIG" signal): synchronous inputs of flip-flops / latches black boxes				
	Note-2: violati – feedł impli viola	on message is displayed regarding the line for which feedback is detected back is an intermediate line (it is not explicitly specified in the description, but it is ed to be generated by the logic synthesis tool – see the example below) => tion message #2 is displayed ^(*)			



EXAMPLE: [1] violation is reported in the detailed form: feedback propagation path is described (DETAILED_PROPAGATION_CHAIN = 1)

[2] consider the design hierarchy at the picture below

[3] note, that all possible paths of feedback propagation are demonstrated:

- through the submodule instance
- through the flip-flop and latch
- through the combinational logic line
- through the intermediate combinational logic line



<pre>module fm754(A, B, C, CLK, FK);</pre>	
<pre>input A, B, C, CLK; output FK; reg FK;</pre>	Instance "fm754" . "STARC 1.2.1.3" Combinational feedback is detected. Do not use feedbacks in combinational circuits to avoid the
wire f7k_o, RST, L_e;/ reg Q1;	effect of a feedback loop during the timing analysis.
always @(A or Lre) if(<u>Le</u>) FK = A;	Asynchronous loop propagates through latch "FK" enable input
always @(posedge CLK or negedge FK] if(<u>!FK</u>) ←	Asynchronous loop propagates through combinational logic
else; ←	Asynchronous loop propagates through FF "Q1" asynchronous reset input.
f7k <u>CMB_I0</u> (.x2(<u>A & Q1</u>), .x1(C),	.y1(f7k_0));
	Asynchronous loop propagates through combinational logic
endmodule	Asynchronous loop propagates through submodule instance "fm754.CMB_I0" from port "x2" to "y1"
module f7k(x1, x2, y1);	Asynchronous loop propagates through combinational logic line "L_e"
<pre>input x1, x2; output y1;</pre>	
<pre>wire f_and, f_or;</pre>	
<pre>assign f_and = x1 & x2; assign f_or = ~x1 f_and; assign y1 = f_and ^ f_or;</pre>	

1.3 Initial reset

1.3.1 Use asynchronous reset for initial reset

STARC_VLOG 1.3.1.2

RULE NAME	It is safer to use asynchronous reset for initial reset to a register. - Reset tree synthesis at layout is easy. - Values may not be fixed in a gate-level simulation with synchronous reset.	
MESSAGE-1	Global reset "{GIResetSignalName}" is connected to FF "{FFName}" synchronous {ControlType} input. Initial reset should be connected to asynchronous control input to avoid problems with simulation.	
MESSAGE-2 [INFO]	None of the specified reset signals was found, auto-detect mode is used. Detected reset signals: {GIResetSignalNameList}.	
MESSAGE-3 [INFO]	None of the specified reset signals was found, auto-detect mode is used. No global resets detected.	
MESSAGE-4 [INFO]	Specified global reset signal "{SignalName}" could not be found in the design.	
MESSAGE-5 [INFO]	Info: No reset signals specified, auto-detect mode is used. Detected reset signals: {GIResetSignalNameList}.	
MESSAGE-6 [INFO]	No reset signals specified, auto-detect mode is used. No global resets detected.	
PROBLEM DESCRIPTION	In some kinds of circuits (for example, state machine which depends on the previous state) using synchronous reset may cause simulation problems. In the beginning of simulation reset is used to clear all registers, but in case of synchronous reset previous state is unknown and may block propagation of the reset to synchronous input, registers are not cleared and simulation result is not valid. So it is recommended to use asynchronous reset for initial reset of a register.	
	LEVEL RECOMMENDATION 3	
CHECKER BEHAVIOR	Checker detects signals that are used as synchronous set/reset for FF(s).: – if signal has 'global_reset' attribute => violation (message-1). Note: see <u>1.4.3.4</u> for details about info messages 2-6.	

EXAMPLE-1: [1] signal top.greset has attribute 'global_reset' (-alint_grst top.greset);
[2] the signal is used as synchronous control => violation.

module top(clk, greset, data, out1, out2);
input clk;
input data;
input greset;
output out1;
output out2;
dff_synch DFF1(.D (data), .RESET(greset), .CLK(clk), .Q(out1));
dff_async DFF2(.D (data), .RESET(greset), .CLK(clk), .Q(out2));

endmodule

module dff_sync(D, RESET, CLK, Q);

Verilog HDL RTL Design Style Checks

```
input D;
input CLK;
input RESET;
                                                Instance "top.DFF1" Global reset "top.greset" is connected to FF
    output reg Q;
                                               "Q" synchronous reset input. Initial reset should be connected to
    always @( posedge CLK ), -
                                                asynchronous control input to avoid problems with simulation.
         if (<u>RESET</u>) ×́
             Q <= 1'b0;
         else
             Q <= D;
endmodule
module dff_async( D, SET, CLK, Q );
    input D;
    input CLK;
input SET;
    output reg Q;
    always @( posedge CLK, negedge RESET )
         if ( !RESET )
             Q <= 1'b0;
         else
```

Q <= D;

STARC_VLOG 1.3.1.3

RULE NAME	Do not use asynchronous set/reset pins for anything other than initial reset			
MESSAGE-1	Global reset "{GIResetSignalName}" is connected to {ObjectType} "{ObjectName}" {PortType} input. Global reset should be connected directly to initial reset pins of flip-flops or latches.			
MESSAGE-2	Global reset "{GIRese input. Global reset sho or latches.	etSignalName) ould be conne	" is connected to ected directly to initia	{ObjectType} {PortType} al reset pins of flip-flops
MESSAGE-3 [INFO]	Specified global reset sig	gnal "{SignalNa	ame}" could not be four	nd in the design.
MESSAGE-4 [INFO]	None of the specified r resets detected.	eset signals w	as found, auto-detect	mode is used. No global
MESSAGE-5 [INFO]	None of the specified r reset signals: {GIResetS	reset signals w lignalNameListj	vas found, auto-detect }.	t mode is used. Detected
MESSAGE-6 [INFO]	No reset signals specifie	ed, auto-detect	mode is used. No glob	oal resets detected.
MESSAGE-7 [INFO]	No reset signals spec {GIResetSignalNameLis	<i>No reset signals specified, auto-detect mode is used. Detected reset signals: {GIResetSignalNameList}.</i>		
PROBLEM DESCRIPTION	When combinational circuit generates an asynchronous reset signal, there are situations possible in which hazards will occur as result of optimization by logic synthesis tool. Therefore, signals other than initial resets are forbidden for asynchronous control pins of flip-flops.			
	LEVEL RECOMME	NDATION 1		
CHECKER BEHAVIOR	 Checker propagates reset signal(s) through the design hierarchy and restricts its connection to pins other than FF/latch asynchronous control pins: see the rule 1.4.3.4 (behavior of this checker is almost the same^(*)) ""the main difference between these checkers is: 1.3.1.4 restricts connection of global clock signal(s) (specified with -alint_gclk switch) to pins other than FF clock pins 1.2.3.3 restricts connection of global reset signal(s) (specified with -alint_grst switch) to pins other than FF asynchronous control pins Note-1: violation message is displayed per each object with improperly mapped reset (see the table from Note-2 for list of possible objects and their pins) Note-2: following table defines set of strings that are possible for the {ObjectType} token (different from 1.4.3.4): 			
		{ObjectType}	{PortType}	-
			clock	
	FF data			
			enable	
		latch	enable	
	multiplexer select			
	tri-state buffer Enable			

EXAMPLE-1: [1] global reset is specified with "-alint_grst" switch (for example in command line like this: alint -alint grst top.RESET -asim top); [2] module 'tristate' infers a tri-state buffer; [3] module 'top' creates instance of 'tristate' with global reset signal 'RESET' connected to enable input of instantiated tri-state. module top(RESET, D IN, D OUT); // -alint_grst top.RESET input RESET; input D_IN; output D OUT; tristate TRISTATE1 (.in1(D IN), .en(<u>RESET</u>), .out1(D OUT)); endmodule module tristate(in1, en, out1); Instance "top.TRISTATE1". Global reset "top.RESET" is connected input in1;
input en; -----' to tri-state buffer "out1" enable input. Global reset should be connected directly to initial reset pins of flip-flops or latches. output out1; assign out1 = (en)? in1 : 1'bz;

endmodule

EXAMPLE-2: [1] global resets are auto-detected from signals 'RESET' and 'SET' that are mapped to asynchronous control pins of flip-flop "DATA_OUT" (note, that special message #7 is displayed to indicate the list of reset signals that are auto-detected);

[2] global reset signal 'RESET' is also connected to combinational logic that is mapped to flip-flop 'DATA_OUT' clock pin => violation (message #1 is displayed).

module top(CLK, RESET, SET, DATA_IN, DATA_OUT);

```
input CLK, DATA_IN, RESET, SET;
output reg DATA_OUT;
and( CLK_gated, CLK, <u>RESET</u>);
if( RESET )
DATA_OUT <= 1'b0;
else if( SET )
DATA_OUT <= 1'b1;
else
DATA_OUT <= DATA_IN;</pre>
```

STARC_VLOG 1.3.1.5

RULE NAME	Do not use synchronous reset directives for a particular logic synthesis tool				
MESSAGE	Do not use reset directives that depend on particular logic synthesis tool. Such directives can not guarantee that RTL and post-synthesis results will always match - it is recommended to avoid such directives by using an additional hierarchy with encapsulated control logic.				
	In some circuit (like mentioned in <u>1.3.1.2</u>) the value of the FF becomes unknown state X. Guaranteeing a known reset state can be achieved by creating a separate module containing a FF with an AND gate as seen in the picture. By creating this extra hierarchical module, the RTL description will not generate logic which is put in an indeterminate state upon reset.				
PROBLEM DESCRIPTION	If you add the Design Compiler specific directive "//synopsys sync_set_reset" you could assure a value with synchronous reset without using a hierarchical FF. Therefore, if you are not using an additional hierarchy, this directive should be added. However, as this is only effective with Design Compiler, it will not be possible to use this RTL description if other logic synthesis tools are used in the future. Also, because this Synopsys directive is implemented in comment lines, syntax cannot be checked, and it is recognized as a simple comment statement even if only one character is wrong. This method cannot guarantee that a tool always generates a circuit as illustrated above. To ensure that synchronous reset defines value at gate simulation, there is no other way but the use of hierarchy method as above.				
	LEVEL RECOMMENDATION 3				
	Checker catches following directives in the module:				
	- // synopsys sync_set_reset				
	- // synopsys async_set_reset local				
	- // synopsys sync set reset local				
	- // cadence sync set reset				
BEIIAVIOR	<pre>- // cadence async_set_reset</pre>				
	- // ambit synthesis set_reset asynchronous				
	- // ambit synthesis set_reset synchronous				
	<pre>- (* synthesis, async_set_reset *)</pre>				
	- (* synthesis, sync_set_reset *)				

EXAMPLE-1: [1] synopsys sync_set_reset directive is detected => violation



STARC_VLOG 1.3.1.6

RULE NAME	Do not have both asynchronous reset and synchronous reset on the same reset line		
	Signal "{SigName}" is used both for synchronous and asynchronous re line(s). Do not mix synchronous and asynchronous resets in one reset line avoid problems with logic synthesis and layout.		
MESSAGE	DETAIL-1	Connection to asynchronous control pin of flipflop "{FFName}" is detected.	
	DETAIL-2	Connection to synchronous control pin of flipflop "{FFName}" is detected.	
	DETAIL-3	Signal "{SigName}" is also used both for synchronous and asynchronous reset line(s) in the same connections.	
PROBLEM DESCRIPTION	If one reset line has both synchronous reset and asynchronous reset, synthesis may not be performed properly. The asynchronous reset line sometimes forms a tree-structure during the layout process. To avoid accidentally inserting a buffer or logical operand during logic synthesis with Design Compiler, <i>set_ideal_net</i> directive may be put on this reset line. This directive means that the specified net is excluded from the limitation of the logic synthesis, the timing analysis, and the design rule. Then, if this reset line is also input to a FF's synchronous input, that part will not be synthesized and synthesis will fail as a result. In addition to this, having both asynchronous reset and synchronous reset may cause other problems during logic synthesis and layout, so they should not be mixed.		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker detects signals that are used simultaneously as both asynchronous set/reset and synchronous set/reset in the design: if such signals detected => violation connection to asynchronous reset pin => detail-1 connection to synchronous reset pin => detail-2 if several signals drive simultaneously both asynchronous set/reset and synchronous set/reset pins => only one main message is displayed for all of them (selected b name), and detail-3 per each other driver-signal.		

EXAMPLE-1: [1] signal is used simultaneously as asynchronous reset and synchronous reset => violation (message-1 + detail-1/detail-2).

module top(DATA, CLK, <u>RST</u> , Q1, Q2);	Signal "RST" is used both for synchronous and asynchronous reset
input CLK; > input RST; input [1:0] DATA;	line(s). Do not mix synchronous and asynchronous resets in one reset line to avoid problems with logic synthesis and layout.
<pre>output reg Q1; output reg Q2;</pre>	
always @(negedge CLK) begin	
if (!RST) 01 <= 1'b0;	- Connection to synchronous control pin of flinflon "01" is detected
Q1 <= DATA[0]; end	
always @(negedge CLK or posedge RS	ST) begin
if (!RST)	

<u>Q2</u> <= 1'b0;	
else	Connection to asynchronous control pin of flipflop "Q2" is detected.
end	

```
endmodule
```

EXAMPLE-1: [1] two signals drive simultaneously asynchronous reset and synchronous reset pins => violation (message-1 + detail-1/detail-2 + detail-3).

```
module top( DATA, CLK, <u>RST N 1</u>, <u>RST N 2</u>, Q1, Q2 );
                                *
                                               Signal "RST_N_1" is used both for synchronous and asynchronous
                                         ٨
                   CLK;
    input
                                               reset line(s). Do not mix synchronous and asynchronous resets in
    input
                   RST N 1, RST N 2;
                                               one reset line to avoid problems with logic synthesis and layout.
    input [1:0] DATA;
    output reg Q1;
    output reg Q2;
                                               Signal "RST_N_2" is also used both for synchronous and
                                               asynchronous reset line(s) in the same connections.
    wire TMP;
    assign TMP = RST N 1 ^ RST N 2;
    always \ensuremath{\texttt{@}} ( negedge \ensuremath{\texttt{CLK}} ) begin
                                               Connection to synchronous control pin of flipflop "Q1" is detected.
         if ( !TMP )
            <u>Q1</u> <= 1'b0; *
         else
             Q1 <= DATA[0];
    end
    always @( negedge CLK or negedge TMP ) begin
                                                if ( !TMP )
                                               Connection to asynchronous control pin of flipflop "Q2" is detected.
            <u>Q2</u> <= 1'b0; ---
         else
             Q2 <= DATA[1];
    end
```



1.3.2 Reset line hazards

STARC_VLOG 1.3.2.1

RULE NAME	Do not insert logical operands in a reset line at the local module. In addition, circuits that supply reset lines should be separated into an individual module. - Logic order may be replaced by synthesis. - Hazards cannot be prevented in the RTL description.	
MESSAGE	Combinational logic is connected to asynchronous {ControlType} of flip-flop "{FFName}". Do not insert logical operands in a reset line at the local module to avoid problems with optimization of this logic by synthesis tools. It is recommended to separate into individual modules such circuits that supply reset lines.	
PROBLEM DESCRIPTION	An asynchron inserted in res system reset of together in the signal input to apply synthesi	ous reset signal may be supplied as synchronized and additional logic may be set line to prevent unstable operation. Also, logic circuits may be inserted so that a can be selected. When logic is needed on a reset line, combine that reset line logic e top level (see picture below) as much as possible and directly input the same o all FFs. By creating modules for reset generation, it will also become easier to s constraints.
	LEVEL	RECOMMENDATION 1
CHECKER BEHAVIOR	Checker verifies connections to each asynchronous control input of each FF: if any logic is connected to such control and this logic is defined within the same module violation Note: following objects are skipped (not treated as logic): buffers / inverters; multiplexers; tri-states; latches / FFs. 	

EXAMPLE-1: [1] consider picture below;

[2] logic is connected to asynchronous control input of FF;[3] the logic is defined within the same module => violation

```
module top (clk, rst_n, ctrl, cnt, d, q);
input clk, rst_n, ctrl, d;
input [3:0] cnt;
output reg q;
wire [3:0] cnt16;
assign cnt16 = ~(& cnt) | ctrl;
```

```
assign rcnt_n = rst_n & cnt16;
```

```
always @( posedge \ clk \ or \ negedge \ rcnt_n )
```

```
if( !<u>rcnt_n</u> )
    q <= 1'b0;
else
    g <= d; ←---</pre>
```

Combinational logic is connected to asynchronous reset of flip-flop "q". Do not insert logical operands in a reset line at the local module to avoid problems with optimization of this logic by synthesis tools. It is recommended to separate into individual modules such circuits that supply reset lines.



STARC_VLOG 1.3.2.2

RULE NAME	Do not insert signals other than initial reset to FF asynchronous reset pins		
MESSAGE-1	Signal(s) other than global reset(s) is connected to asynchronous control pin(s) of flip-flop "{FFSignalName}". Initial reset should be input for global asynchronous reset to avoid path analysis problems with logic synthesis and static timing tools.		
	DETAIL Asynchronous control signal is other than global reset.		
MESSAGE-2 [INFO]	Specified global reset signal "{SignalName}" could not be found in the design.		
MESSAGE-3 [INFO]	None of the specified reset signals was found, auto-detect mode is used. No global resets detected.		
MESSAGE-4 [INFO]	None of the specified reset signals was found, auto-detect mode is used. Detected reset signals: {GIResetSignalNameList}.		
MESSAGE-5 [INFO]	No reset signals specified, auto-detect mode is used. No global resets detected.		
MESSAGE-6 [INFO]	No reset signals specified, auto-detect mode is used. Detected reset signals: {GIResetSignalNameList}.		
PROBLEM DESCRIPTION	Signals other than initial reset should not be input for asynchronous reset pins, because it is difficult to analyze the paths which the asynchronous reset and set pass through during the timing analysis (such timing paths are cut off without taking into account – see the picture below for example).		
	RESET		
	Therefore, avoid such descriptions when using logic synthesis tools or static timing analysis tools to perform timing analysis.		
	LEVEL RECOMMENDATION 1		
CHECKER BEHAVIOR	 Checker restricts signal that is connected to asynchronous control pin of flip-flop to be global reset signal: global reset signal(s) (specified with -alint_grst switch or auto-detected) is propagated through the design hierarchy asynchronous control pin(s) of each flip-flop should be connected to global reset (it means that propagation reached this pin) 		
	 If propagation does not reach asynchronous control pin => violation message #1 is displayed (per FF signal assignment) with detail message (per appropriate asynchronous control branch) see <u>1.4.3.4</u> for details: 		
	 rules for auto-detection (during the auto-detection, each signal that is connected to asynchronous control pin of flip-flop is considered as reset signal) 		
	 rules for global reset propagation (global reset propagates through buffers / inverters / combinational logic / multiplexers data / tri-state inputs) 		
	 rules for displaying info-messages (indicate the list of auto-detected clock or report about reset signals that are specified with -alint_gclk but could not be found) 		

EXAMPLE-1: [1] consider the design hierarchy at the picture below;

[2] signal "grst" is considered as global reset signal because it is directly connected to asynchronous control pin of flip-flop "out2" (and other reset signal(s) is not specified with '- *alint_grst*' command line switch);

[3] output of multiplexer is connected to asynchronous control pin of flip-flop "out1" => violation message is displayed (there is no global reset signal at inputs of the MUX).



1.4.3 Gated clocks should be used with special care

STARC_VLOG 1.4.3.2

RULE NAME	Do not input a FF output pin to other FF clock pins		
MESSAGE	The clock p flip-flop. C consideration	oin of flip-flop "{DrivenFFName}" is driven by the output of another IS tool will not be able to take the clock line balancing into on.	
	DETAIL	Clock pin is driven with the output of flip-flop "{DriverFFHierName}"	
PROBLEM DESCRIPTION	Clock Tree Synthesis (CTS) tools are used to synthesize and route clock lines after the placement of each FF in the layout. When output pin of some flip-flop is supplied to clock pin of other flip-flop, the CTS tool will not be able to take the clock line balancing into consideration.		
	LEVEL	RULE	
	Checker scan their clock pin – back	s the design hierarchy for flip-flops that have output of another flip-flop supplied to s: -propagation is performed from clock pin of each flip-flop to define its driver (See	
	Note	-1 for backward propagation rules)	
	— (if the	clock pin driver is a signal on which backward propagation stops	
CHECKER BEHAVIOR	If the driver is the output of another hip-hop (as shown on image in the Problem description" section) => violation is reported (main message points at the process that infers the driven flip-flop, whereas detail message points at the assignment of signal that infers the driving flip-flop)		
	Note-1: the for design hierarc	llowing rules are imposed on backward propagation from the signal through the hy:	
	– back any e	ward propagation starts from driven signal, passes through instances and stops on except of following objects:	
	– i	nverters	
	– t	buffers	
	- (direct connections (wires)	
	_ drive	r is a signal at which propagation stops	

EXAMPLE-1: [1] two modules infer flip-flops (the first flip-flop has an asynchronous reset, the second one does not have one);

[2] rule violation at the third (top-level) module: output of first flip-flop is mapped to the clock pin of the second one;



STARC_VLOG 1.4.3.4

RULE NAME	Do not supply clock signals to pins other than FF clock input pins (such as D input)		
	Do not connect clock signal to the pin other than to the FF clock input pin, it may lead to the incorrect timing analysis		
MESSAGE-1	DETAIL-1	Global clock signal(s) "{GIClkSignalNameList}" is connected to the {ObjectType} "{ObjectName}" {PortType} input	
	DETAIL-2	Global clock signal(s) "{GIClkSignalNameList}" is connected to the multiplexer select input	
MESSAGE-2 [INFO]	Specified glo	Specified global clock signal "{SignalName}" could not be found in the design.	
MESSAGE-3 [INFO]	None of the specified clock signals was found, auto-detect mode is used. No global clocks detected.		
MESSAGE-4 [INFO]	None of the specified clock signals was found, auto-detect mode is used. Detected clock signals: {GICLKSignalNameList}.		
MESSAGE-5 [INFO]	No clock signals specified, auto-detect mode is used. No global clocks detected.		
MESSAGE-6 [INFO]	No clock signals specified, auto-detect mode is used. Detected clock signals: {GICLKSignalNameList}.		
PROBLEM DESCRIPTION	N Additionally, logic synthesis tools will not perform any optimizations for such paths.		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker propa pins other than – corre – propa (see signa – f – 1 – 1 – 1 – 1 – 1 – 1 – 1 – 1	ROLE agates clock signal(s) through the design hierarchy and restricts its connection to n FF clock input pins: ct case is shown on the picture at the right side of the page agation of each clock signal through the design hierarchy <i>Note-1 for clock signals determination and Note-2 for clock</i> <i>Inp-flop</i> : it is not allowed to supply clock signal to pins other than clock pin; atch: it is not allowed to supply clock signal to any pin; <u>multiplexer</u> : it is not allowed to supply clock signal to select pin(s); <u>ri-state</u> : it is not allowed to supply clock signal to enable pin; tion message is displayed for each case where any of upper options is not true see Note-3 for list of possible objects (<i>{ObjectType}</i>) and ports corresponding to hem (<i>{PortType}</i>). are two routines provided to detect clock signal(s): signal(s) is specified with -alint_gclk command line switch mple: alint -alint_gclk top.clk1 -asim top); signal(s) is determined automatically (when there is no clock(s) specified with .nt_gclk switch): - each signal (ⁿ) connected to clock pin of any flip-flop in the design hierarchy is	



RULE NAME	Do not supply clock signals to pins other than FF clock input pins (such as D input)	
	 if some clock signals are auto-detected => message #4 is displayed (contains the list of auto-detected clocks); 	
	 alint_gclk switch is not specified: 	
	 if no any clock signals are auto-detected => message #5 is displayed; 	
	 if some clock signals are auto-detected => message #6 is displayed (contains the list of auto-detected clocks). 	

EXAMPLE-1: [1] consider design hierarchy that is represented on the picture below: common violation cases are considered (clock propagation routine is marked with orange color);

[2] clock is specified with "-alint_gclk" switch (alint -alint_gclk top.CLK -asim top).



module top (en, sel, CLK, data, rev, res_q1, res_q2);

```
input en, sel, CLK, data, rev;
output res_q1, res_q2;
reg res_q1, res_q2;
wire buf_to_i1, buf_to_dff;
wire g_to_en;
wire ld_to_tri;
mux n buf i1 ( .sel( sel ),
                 .in1( CLK ),
                 .in2( data ),
.out1( buf_to_i1 ),
                 .out2( buf to dff ) );
                                         Do not connect clock signal to the pin other than to the FF clock input
always @( posedge CLK )
                                         pin, it may lead to the incorrect timing analysis
    res_q2 <= <u>buf_to_dff</u>;
                                         _____
                        ---
                                         Global clock signal(s) "top.CLK" is connected to the FF "top.res_q2"
                                        data input
ld_n_and i2 ( .L_I( buf_to_dff ),
               .L_E( en ),
               .rev( rev ),
               .L O( ld to tri ),
               .g_to_en( g_to_en ) );
always @( g_to_en, ld_to_tri )
                                         Global clock signal(s) "top.CLK" is connected to the tristate buffer
                                          "top.res_q1" enable input
    if (<u>g_to_en</u>)
        res_q1 <= 1'bz;
                                         Do not connect clock signal to the pin other than to the FF clock input
    else
                    - - .
        res q1 <= ld to tri;
                                         pin, it may lead to the incorrect timing analysis
```

endmodule

```
module mux n buf ( sel, in1, in2, out1, out2 );
    input sel, in1, in2;
    output out1, out2;
    reg mux out;
    always @( sel, in1, in2 )
    if ( sel == 1'b0 )
           mux out <= in1;</pre>
        else if ( sel == 1'b1 )
    mux_out <= in2;</pre>
    buf ( out1, out2, mux out );
endmodule
module ld_n_and ( L_I, L_E, rev, L_O, g_to_en );
    input L I, L E, rev;
    output L_0, g_to_en;
    reg L_0;
    reg L_OS;
    always @(LE,LI)
       if (LE)
           L_OS <= L_I;
                                         ,-----
    always @( L_E, L_OS )
       ays @( ___, __, ____
if ( L_E )
L_O <= L_OS;</pre>
                                         Do not connect clock signal to the pin other than to the FF clock input
                                       _ _
                                         pin, it may lead to the incorrect timing analysis
                                         ----
                                       ___ Global clock signal(s) "top.CLK" is connected to the latch
                             ~~----
                                     "top.i1.L_OS" data input
    and ( g_to_en, L_I, rev );
```

endmodule

STARC_VLOG 1.4.3.5

RULE NAME	Clock sig directional	nals should not be connected to black boxes, bi- pins or reset lines	
MESSAGE-1	Global clock signal "{GICLKName}" is connected to black box "{ObjectName}". Do not connect clocks to black-boxes, bi-directional terminals and reset lines to avoid problems with test tools including the BIST insertion.		
MESSAGE-2	Global clock signal "{GICLKName}" is connected to bi-directional port "{PortName}" of "{ObjectName}". Bi-directional terminals must be controlled as either inputs or as outputs during a simulation. Do not connect clocks to black- boxes, bi-directional terminals and reset lines to avoid problems with test tools including the BIST insertion.		
MESSAGE-3	Global clock signal "{GICLKName}" is connected to asynchronous control line of FF "{ObjectName}". Do not connect clocks to black-boxes, bi-directional terminals and reset lines to avoid problems with test tools including the BIST insertion.		
PROBLEM DESCRIPTION	Clock signals When clock lingenerate test	should not be connected to input pins other than clock pins of flip-flops: ne is connected to black box, ATPG tool could fail to insert test scan and patterns (<i>see</i> <u>3.3.2.2</u> <i>for details</i>).	
	Also, do not c controlled as o BIST insertion	onnect clocks to bi-directional terminals. Bi-directional terminals must be either inputs or as outputs during a simulation. Test tools, including the tool, cannot determine the direction of these bi-directional terminals.	
	Signals other asynchronous analysis tools	than initial reset (for example – clock) should not be connected to reset to avoid problems when using logic synthesis tools or static timing (see <u>1.3.2.2</u> for details).	
	LEVEL	Recommendation 3	
	Checker scans	the design hierarchy to analyze input lines of:	
	 black-bc 	oxes	
CHECKER	 bi-directional ports (inout ports) 		
BEHAVIOR	 asynchr 	onous set/reset of flip-flops	
	If any of these lines is connected to clock signal(s) (signal specified via -alint_gclk command line switch) – a respective warning message is issued.		
	Note: refer to 1	.4.3.4 for details about -alint_gclk switch and clock auto detection.	

EXAMPLE 1: [1] consider design hierarchy that is represented on the picture below (clock propagation routine is marked with orange color)

[2] clock "top.CLK_1" is specified with -alint_gclk switch (alint -alint_gclk top.CLK_1 -asim top)



```
endmodule
```

EXAMPLE 2: [1] consider design hierarchy that is represented on the picture below [2] clock "top.CLK_1" is specified with -alint_gclk switch (alint -alint_gclk top.CLK_1 -asim top)



output OUT1;

```
reg Q1, Q2;
assign OUT1 = Q1;
assign CLK_1 = Q2;
always @( posedge CLK_1 )
Q1 <= DATA_1;
always @( posedge CLK_2 )
Q2 <= DATA_2;</pre>
```

STARC_VLOG 1.4.3.6

RULE NAME	Do not use FFs with inverted edges		
MESSAGE-1	Module " {PosedgeCL signal(s). In	{ModuleName}" uses clock signal with posedge for .KFFCount} FF signal(s) and negedge for {NegedgeCLKFFCount} FF verted edge is: {InvertedEdge}. Do not use FFs with inverted edges.	
	DETAIL-1	Process infers flip-flops with inverted edge on a clock signal for {FFCount} FF signal(s)	
MESSAGE-2	Module "{N {PosedgeCL signal(s). In	loduleName}" uses clock signal "{CLKName}" with posedge for .KFFCount} FF signal(s) and negedge for {NegedgeCLKFFCount} FF verted edge is: {InvertedEdge}. Do not use FFs with inverted edges.	
	DETAIL-1	<i>Process infers flip-flops with inverted edge on a clock signal for {FFCount} FF signal(s)</i>	
PROBLEM DESCRIPTION	Depending on the ASIC library used, there may be two types of FFs: those that work on a positive clock edge and those that work on a negative clock edge. When the two types of FFs are mixed in a circuit, scan register insertion becomes problematic. It is best not to use FFs that work on an inverted clock.		
	LEVEL	RECOMMENDATION 1	
	Checker colle module):	ects clock signals (by extracting them from a flip-flops inferred in the current	
	– if par use t	ameter CHECK_CLOCK_DOMAINS is disabled (OFF) => all clock signals should he same edge:	
CHECKER	– i	f edges are inverted for any of clock signals => violation (message-1)	
BEHAVIOR	 if particular use t 	rameter CHECK_CLOCK_DOMAINS is enabled (ON) => each clock signal must he same edge:	
	– i	f some of clock signals uses inverted edges => violation (message-2)	
	Note: field {In number of pos	vertedEdge} in the warning message is defined by the less used clock edge (if itive and negative edges is equal, negedge is treated as inverted)	

EXAMPLE-1: [1] multiple (2) clocks are used in the module, these clocks have different edges and parameter CHECK_CLOCK_DOMAINS is disabled => violation (message-1);

[2] note: 'posedge' is inverted edge here (it is less used)

<pre>module sl_dec()</pre>	Module "sl_dec" uses clock signal with posedge for 1 FF signal(s) and negedge for 2 FF signals(s). Inverted edge is: posedge. Do not use FFs with inverted edges.
<pre>always @(posedge CLK_1) if(RESET) return_slot <= P_INITIAL; else</pre>	Process infers flip-flops with inverted edge on a clock signal for 1 FF signal(s)
return_slot <= ssm_sto_slo always @(<u>negedge</u> CLK_2)	t;

```
end_byte <= ds_end_byte;</pre>
```

endmodule

EXAMPLE-2: [1] multiple (2) clocks are used in the module, these clocks have different edges and parameter CHECK_CLOCK_DOMAINS is enabled => violation (message-2, only per clock with different edges);

[2] note: 'negedge' is inverted edge here (number of positive and negative edges is equal);

module <u>sl_dec()</u>	Module "sl dec" uses clock signal "CLK 2" with posedge in 1 FF(s)
<pre>always @(posedge CLK_1) ``` if(RESET)</pre>	and negedge in 1 FF(s). Inverted edge is: negedge. Do not use FFs
return_slot <= P_INITIAL;	with inverted edges.

```
else
	return_slot <= ssm_sto_slot;
always @( posedge CLK_1 )
	start_byte <= ds_start_byte;
	always @( negedge CLK_2 ) begin
	read_state <= read_finish;
	write_state <= write_setup;
end
always @( posedge CLK_2 )
	end_byte <= ds_end_byte;
endmodule
```

1.5 Handling of asynchronous circuits

1.5.1 Consider metastable issues in signals between asynchronous clocks

STARC_VLOG 1.5.1.1



RULE NAME	To avoid metastable conditions, do not locate combinational logic between asynchronous clock domains
	the synchronizer, causing the synchronizer to pass a pseudo-valid signal to the rest of the logic in the target clock domain). Therefore, combination logic should not be located between asynchronous clock domains, because it significantly increases the risk to propagate pseudo-valid value to downstream logic. COMBINATIONAL LOGIC SHOULD NOT BE LOCATED BETWEEN CLOCK DOMAINS TARGET DOMAIN DATA FF FF FF FF FF FF FF FF FF F
	LEVEL RULE
CHECKER BEHAVIOR	 Checker scans design hierarchy against combinational logic between different asynchronous clock domains (*): those flip-flops that have data input driven by combinational logic are validated: violation is issued if another clock domain drives this combinational logic (*) Clock domains are auto-detected – the following algorithm defines clock domains extracting principles: global clocks are detected (external port(s) that is/are directly connected to FF clock input – see <u>1.4.3.4</u> for details) each global clock is propagated through design hierarchy by common principles (through combinational logic and multiplexers – see <u>1.4.3.4</u> for details about clock propagation) note: feedbacks on clock signal path are not considered (no backward propagation) is performed); note: latches on clock signal propagation path are transparent each FF which has global clock signal propagation path are transparent each FF which has global clock signal connected to the clock pin is added to the corresponding clock domain; note: if the FF clock input is driven by the output of a FF/latch/tristate that belongs to a clock domain; note: if the FF clock input is driven by the output of a FF/latch/tristate that belongs to a clock domain "A"; this FF is correspondingly added to a clock domain "A"; ft wo or more clock signals are propagated through the same combinational logic or multiplexer (clock domains crossing) then output of this logic / mux derives new clock signal - new clock domain for subsequent connections:






EXAMPLE-1: [1] consider sample circuit at the picture below – there are two clock domains (driven by global clocks 'CLK_1' and 'CLK_2';

[2] combinational logic (multiplexer) is located between these domains => violation;



// alint -alint_gclk add_sub.CLK_1 -alint_gclk add_sub.CLK_2

```
`define BIT_LENGTH 1

module add_sub( <u>CLK 1</u>, <u>CLK 2</u>, <u>ADD</u> SUB, ARG_A, ARG_B, RES );
```

```
CLK 1, CLK 2;
input
input
                          ADD_SUB;
input [`BIT_LENGTH-1:0] ARG_A, ARG_B;
output [`BIT LENGTH-1:0] RES;
       [`BIT LENGTH-1:0] res add, res sub, trnsmt;
wire
adder adder(
    .CLK( CLK 1
                   ),
    .A (ARG_A
.B (ARG_B
                 ),
                   ),
    .RES( res_add )
);
subtractor subtractor(
    .CLK(CLK_1),
    .A (ARG_A ),
.B (ARG_B ),
                  ),
    .RES( res_sub )
);
```

```
div2 div2(
         .CLK(CLK 2),
         .ARG( trnsmt ),
         .RES( RES
                      )
    );
    assign trnsmt = ( ADD SUB )? res add : res sub;
endmodule
module adder( CLK, A, B, RES );
    input
                               CLK;
    input [`BIT_LENGTH-1:0] A, B;
    output [`BIT_LENGTH-1:0] RES;
reg [`BIT_LENGTH-1:0] RES;
    always @( posedge CLK )
        RES = A + B;
endmodule
module subtractor( CLK, A, B, RES );
    input
                                CLK;
    input [`BIT_LENGTH-1:0] A, B;
    output [`BIT_LENGTH-1:0] RES;
    reg [`BIT LENGTH-1:0] RES;
    always @( posedge CLK )
        RES = A - B;
endmodule
module div2( CLK, ARG, RES );
    input
                               CLK;
    input [`BIT_LENGTH-1:0] ARG;
output [`BIT_LENGTH-1:0] RES;
    reg
           [`BIT LENGTH-1:0] RES;
    wire [`BIT LENGTH-1:0] stable arg;
    simple_sync simple_sync(
         .CLK
                 ( CLK
                                ),
         .DATA IN ( ARG
                                 ),
         .DATA_OUT( stable_arg )
    );
    always @( posedge CLK )
        RES = stable arg >> 1;
endmodule
module simple sync( CLK, DATA IN, DATA OUT );
    input
                                CLK;
    input
           [`BIT_LENGTH-1:0] DATA_IN;
    output [`BIT LENGTH-1:0] DATA OUT;
            [`BIT_LENGTH-1:0] DATA_OUT;
    rea
            [`BIT LENGTH-1:0] first stage ff;
    req
    always @( posedge CLK )
        first_stage_ff = DATA_IN;
                                            Instance "add_sub.div2.simple_sync". FF "first_stage_ff" obtains
                                             data from another clock domain through combinational logic.
    always @ ( posedge CLK )
         DATA OUT = first stage ff;----- Combinational logic should not be located betw een asynchronous
                                             clock domains, because it significantly increases the risk to propagate
endmodule
                                             incorrect value to dow nstream logic and cause functional errors.
```

STARC_VLOG 1.5.1.2

RULE NAME	To avoid metastable conditions, do not locate combinational logic between first-stage FF and the next synchronizing FF.				
MESSAGE	Combinational logic is detected between the adjacent flip-flops of basic synchronizer "{FirstFFName}"-"{SecondFFName}". Glitches produced by combinational logic increase the risk to propagate incorrect value to downstream logic. For proper synchronization, the basic synchronizer cell should contain two pure flip-flops.				
	Basic approach to solving a metastable problem (metastability is explained in <u>1.5.1.1</u>) is based on simple synchronizer comprising two flip-flops. If combinational logic is located between these two synchronizing flip-flops, the second flip-flop becomes sensitive to glitches produced by combinational logic – a possibility to propagate pseudo-valid value to downstream logic increases significantly and synchronizer could become useless:				
PROBLEM DESCRIPTION	COMBINATIONAL LOGIC BETWEEN ADJACENT FLIP-FLOPS OF BASIC SYNCHRONIZER				
	TARGET DOMAIN SIGNAL FROM THE SOURCE DOMAIN TARGET DOMAIN CLOCK CLOCK TARGET DOMAIN CLOCK TARGET DOMAI				
	synchronizer.				
	LEVEL RECOMMENDATION 1				
	Checker scans design hierarchy against combinational logic between adjacent flip-flops of each basic synchronizer:				
	– each <i>target clock domain</i> (*) is considered:				
	 the first two flip-flops are treated as basic synchronizer; 				
	 the violation is issued if there is a circuitry between them (see figure above); 				
DEFINITION	 The main violation message points to the second flip-flop: 				
	 special detail messages are also displayed in order to indicate origin clocks of source and target domains (see <u>1.5.1.1</u> for details); 				
	 (*) see <u>1.5.1.1</u> for details about clock domains detection; 				

EXAMPLE-1: [1] consider sample circuit at the picture below – there are two clock domains (source domain is driven by derived clock 'multiplexer(CLK_1, CLK_2)', target domain is driven by global clock 'CLK_3');

[2] combinational logic is located between the adjacent flip-flops of simple synchronizer in the target domain => violation;

```
COMBINATIONAL LOGIC BETWEEN ADJACENT
                                                         FLIP-FLOPS OF BASIC SYNCHRONIZER
                             subtractor
                                                                                                    div2
                                                                  COMB_LOGIC
                                                                                             DOMAIN 2
                         DOMAIN_1
                                                       1<sup>st</sup> FF
                                                                               2<sup>nd</sup> FF
                                                                                              LOGIC
                          LOGIC
                                                       DFBASIC
NCHRONIZEP
                                                                                OF BASIC
     CLK_1
                            DOMAIN_1
                                                                                               DOMAIN_2
                                         CLK_3
                                         П
// alint -alint_gclk add_sub.CLK_1 -alint_gclk add_sub.CLK_2 -alint_gclk add_sub.CLK_3
                                               --- "sub.CLK_3" is the origin clock of the target domain.
`define BIT_LENGTH 1
module sub( CLK 1, CLK 2, CLK 3, CLK SEL, ARG A, ARG B, RES );
    input
                                  CLK_1, CLK_2, CLK_SEL;
    input
                                  CLK 3;
    input [`BIT LENGTH-1:0] ARG A, ARG B;
    output [`BIT LENGTH-1:0] RES;
            [`BIT LENGTH-1:0] res sub;
    wire
                                 cur_clk;
    wire
    assign <u>cur clk = ( CLK SEL )? CLK 1 : CLK 2</u>;
                                                - - - - -
    subtracter subtracter(
                                               Signal "sub.cur_clk" derived from global clock(s) with circuit
         .CLK( cur_clk ),
                                               "multiplexer(sub.CLK_1, sub.CLK_2)" is the origin clock of the source
         .A (ARG_A ),
.B (ARG_B ),
                                               domain.
         .RES( res sub )
    );
    div2 div2(
                       ),
         .CLK( CLK 3
         .ARG( res_sub ),
.RES( RES )
    );
endmodule
//Subtracter
module subtracter( CLK, A, B, RES );
                                 CLK;
    input
    input [`BIT_LENGTH-1:0] A, B;
output [`BIT_LENGTH-1:0] RES;
reg [`BIT_LENGTH-1:0] RES;
    always @( posedge CLK )
         RES = A - B;
endmodule
//Divider
module div2( CLK, ARG, RES );
    input
                                 CLK:
            [`BIT LENGTH-1:0] ARG;
    input
    output [`BIT LENGTH-1:0] RES;
            [`BIT LENGTH-1:0] RES;
    req
            [`BIT LENGTH-1:0] stable arg;
    wire
```

```
simple_sync simple_sync(
   .CLK ( CLK ),
   .DATA_IN ( ARG ),
   .DATA_OUT( stable_arg )
);
always @( posedge CLK )
   RES = stable arg >> 1;
```

endmodule

```
//Synchronizer
module simple_sync( CLK, DATA_IN, DATA_OUT );
    input
                                 CLK;
    input [`BIT LENGTH-1:0] DATA IN;
    output [`BIT_LENGTH-1:0] DATA_OUT;
reg [`BIT_LENGTH-1:0] DATA_OUT;
            [`BIT LENGTH-1:0] first stage ff;
    reg
            [`BIT LENGTH-1:0] second stage ff;
    rea
           [`BIT_LENGTH-1:0] custom_gate;
    wire
    assign custom_gate = first_stage_ff & (~CLK);
    assign DATA_OUT = second_stage_ff;
    always @( posedge CLK )
         first stage ff = DATA IN;
    always @( posedge CLK )
                                               Instance "sub.div2.simple_sync". Combinational logic is detected
         second stage ff = custom_gate;
                                              betw een the adjacent flip-flops of basic synchronizer
                      ----
                                               "sub.div2.simple_sync.first_stage_ff"-"sub.div2.simple_sync.second_
endmodule
                                               stage_ff". Glitches produced by combinational logic increase the risk
                                               to propagate incorrect value to dow nstream logic. For proper
                                               synchronization, the basic synchronizer cell should contain two pure
                                               flip-flops.
```

STARC_VLOG 1.5.1.3



EXAMPLE-1: [1] consider sample circuit at the picture below – there are two clock domains (source domain is driven by clock 'CLK_1', target domain is driven by clock 'CLK_2';

[2] there is a feedback loop at the first flip-flop of basic synchronizer – right after the transfer between asynchronous clocks => violation;



1.7.1 Considerations for using both ASICs and FPGAs

STARC_VLOG 1.7.1.1

RULE NAME	Don't use gated clocks in an FPGA				
MESSAGE	Global clock "{GClkName}" passes through the gate logic. Gated clocks should not be used in FPGAs wherever possible, because it becomes difficult to fine- tune clock delays and skew.				
PROBLEM DESCRIPTION	Using gated clocks is a popular way to decrease circuit power consumption by reducing the cloc network power dissipation. This mechanisms is often used for ASIC design, but there are som problems of implementing gated clocks for FPGA design. FPGAs have pre-synthesized clock trees for providing synchronized clock to the finite number of flip-flops and memories across the chip. When additional logic is applied to the clock signal in th RTL, the logic translates into physical gates outside the pre-synthesized balanced clock tree through which the clock signal passes, thus causing large clock skews between registers of theFPGA. Gated clocks should not be used in FPGAs wherever possible. If you still want to use gate clocks, clock gating logic should be put in a separate FPGA and separate FPGAs should be use for each clock domain (see the picture below).				
CHECKER BEHAVIOUR	 <u>-alint_gclk</u> switch): if the signal from the set is connected directly (*) to some gate if the output of the gate is connected directly (*) to FF clock pin => violation ⁽⁷⁾ for this rule, signal that is directly connected may be connected directly or through buffers/inverters 				

EXAMPLE-1: [1] consider the picture below;

[2] global clock CLK (auto-detect mode is used) is directly connected to AND gate;[3] output of the gate is directly connected to FF clock pin => violation.

module top(CLK, CTRL, D1, D2, OUT1, OUT2);

<pre>input CLK; input CTRL, D1, D2;</pre>	Instance "top". Global clock "CLK" passes through the gate logic. Gated clocks should not be used in FPGAs w herever possible, because it becomes
output OUT1, OUT2;	difficult to fine-tune clock delays and skew .
<pre>assign and clk = CTRL & CLK;</pre>	
dff DFF1 (.CLK(and_clk), .	D(D1),.Q(OUT1));

dff DFF2 (.CLK(CLK), .D(D2), .Q(OUT2));

endmodule

```
//D flop-flop
module dff( CLK, D, Q );
```

input CLK, D;
output reg Q;

always @(posedge CLK) Q <= D;

endmodule



Chapter 2 RTL Description Techniques

2.1 Combinational logic

2.1.1 Use always constructs and function statements correctly

STARC_VLOG 2.1.1.2

RULE NAME	Describe	every case statement expressions in a function statement			
	Function "{FuncName}" is not defined in all cases. The results of RTL and post- synthesis simulation will not match.				
MESSAGE-1	DETAIL-1	"{Variable}" is not defined in all cases.			
	DETAIL-2	Function result is assigned with "{Variable}" which is not defined in all cases.			
	"{FuncBit}" and post-sy	bit of function result is not defined in all cases. The results of RTL nthesis simulation will not match.			
MESSAGE-2	DETAIL-1	"{Variable}" is not defined in all cases.			
	DETAIL-2	Function result is assigned with "{Variable}" which is not defined in all cases.			
	{BitCount} I of RTL and	bits of function "{FuncName}" are not defined in all cases. The results post-synthesis simulation will not match.			
MESSAGE-3	DETAIL-1	"{Variable}" is not defined in all cases.			
	DETAIL-2	Function result depends on a value of "{Variable}", which is not defined in all cases.			
PROBLEM DESCRIPTION	The function implemented the conditions during simulat	statement is a sub-program that can return only one value. In hardware it is as a combinational circuit. In function statements, latches are not generated even if are not completely defined. In such situation, function returns an undefined value ion, but synthesis tool will assign the value of 0 or 1.			
	Therefore, it i each branch) post-synthesis	s required to describe full 'case'/'if' statements (value of each signal is defined in in functions. Otherwise, there is a danger of mismatches between the RTL and a simulation results.			
	LEVEL	RULE			
	Checker scan	s function statements:			
DENAVIOR	 if function output is not defined (return value is not assigned) in any possible case => violation 				
	- i	f function result is a scalar or the whole vector violates the rule => message-1			
	– i	f function result is a vector and only one bit violates the rule => message-2			
	 if function result is a vector and only some bits (>1, but not all) violate the rule message-3 				

RULE NAME	Describe every case statement expressions in a function statement
	Note-1: intermediate variables are taken into account (if some variable is not completely assigned in some conditional statement, and later is being assigned to function return value, then function is treated as not defined in all cases)
	Note-2: rule is parameter-dependent (elaboration-time checking is required)

EXAMPLE-1: [1] 'case' statement is described in the 'function' statement;

[2] function output is assigned in all branches but case is not full (not all possible branches are described and 'default' clause is not specified)=> violation (message-1);

endfunction

EXAMPLE-2: [1] 'if' statement is described in the 'function' statement;

[2] intermediate variable is used to assign function output;

[3] intermediate variable is not assigned in all branches of 'if' statement;

[4] only one bit of vector function output is assigned => violation (message-2)

<u>function</u> [1:0] res; < input [2:0] sel; input [2:0] data;	"res[1]" bit of function result is not defined in all cases. The results of RTL and post-synthesis simulation will not match.
<pre>reg c; reg d; begin</pre>	
res = <u>c</u> ; end endfunction	Function result depends on a value of "c", w hich is not defined in all cases.

2.1.2 Define combinational circuits using the function statement

STARC_VLOG 2.1.2.1

RULE NAME	The function statement shouldn't be used for asynchronous reset line logic in an always construct for FF inference		
MESSAGE	The function statement should not be used for asynchronous reset line logic in an 'always' construct for FF inference.		
PROBLEM DESCRIPTION	Some synthesis tools cannot recognize the type of reset signal (posedge or negedge) if function call is used instead of simple expression in the asynchronous control condition branch.		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker scans 'always' statements inferring flip-flops with an asynchronous control: condition of the 'if' statement for asynchronous control is analyzed if function is called here => violation Note: see checker <u>2.3.1.6</u> for asynchronous control description		

EXAMPLE-1: [1] function is called in the asynchronous control line => violation; [2] function is called in the clock enable line => no violation

```
input PRESET_DATA;
...
function invert;
input arg;
begin
invert = ~arg;
end
endfunction
...
always @( posedge CLK or negedge RESET ) begin
if( invert( RESET ) )
Q <= PRESET_DATA;
else if( invert( EN ) )
Q <= DATA;
end
end
end
end
end
content in the function statement should not be used for asynchronous reset
line logic in an 'alw ays' construct for FF inference.
end
end
end
content in the function statement should not be used for asynchronous reset
ine logic in an 'alw ays' construct for FF inference.
end
```

EXAMPLE-2: [1] function is called in the synchronous control line => no violation

RULE NAME	A non-blocking assignment (<=) should not be used in function statements (Verilog only)			
MESSAGE	Function corresults of R	ontains {NBA_Count} non-blocking assignment statement(s). The TL and post-synthesis simulation may not match.		
	DETAIL	Non-blocking assignment inside the function		
PROBLEM DESCRIPTION	Usage of a non-blocking assignment for a function return value must not be performed Descriptions using such assignments will not result in the expected behavior. During the RT simulation, change of the return value occurs after whole right-hand-side of non-blocking assignment is evaluated whereas synthesis tool will generate a correct circuit. It cause mismatch between RTL and gate level simulation.			
	LEVEL	RULE		
CHECKER BEHAVIOR	Checker detects non-blocking assignments inside the function statements.			

EXAMPLE-1: [1] function statement contains non-blocking assignments => violation

function ADD SUB; ←	Function contains 2 non-blocking assignment statement(s). The	÷
<pre>input [7:0] ARG_1;</pre>	results of RTL and post-synthesis simulation may not match.	
<pre>input [7:0] ARG_2;</pre>	· · · · · · · · · · · · · · · · · · ·	'
<pre>input OP_SEL;</pre>		
reg RES;		
begin		
if (OP_SEL == 1'b1)		
RES $\leq =$ ARG_1 + ARG_2;	Non-blocking assignment inside the function	
else		
RES $\leq =$ ARG_1 - ARG_2;		
	Non-blocking assignment inside the function	i.
ADD_SUB = RES;	·	J
end		

endfunction

RULE NAME	All arguments are defined as function statement inputs				
MESSAGE	Function " function in simulation r	{FunctionName}" uses {ObjectCount} signal(s) not declared as puts or local variables. The results of RTL and post-synthesis nay not match.			
	DETAIL	Signal "{ObjectName}" is not declared as function input or local variable			
PROBLEM DESCRIPTION	Description of 'function' state same name e execute if the RTL and gate	the 'function' statement must declare inputs for all input signals used inside the ement. When using the signal which is not declared as input and a signal of the xists somewhere in the module, the global signal is taken. But function does not global signal value changes. Such description leads to mismatches between the level simulation.			
	LEVEL	RULE			
	Checker detection (checker)	cts the signals that have ever been read in the following expressions (inside the			
	 right-hand-side of an assignments 				
	 conditional expressions ('if', 'for', ternary conditional operator) 				
DEFIATION	 another function calls 				
	If the signal is read but it is defined neither as function input nor as local variable => violation				
	Note: if signal	is not local, but it is 'for' loop variable =>no violation			

EXAMPLE-1[1] signal is read in the conditional expression of an 'if' statement and it is not defined as function input or local variable => violation

```
Function "ADD_SUB" uses 1 signal(s) not declared as function inputs
function ADD_SUB; ---
     input [7:0] ARG_1;
input [7:0] ARG_2;
                                                    or local variables. The results of RTL and post-synthesis simulation
                                                    may not match.
                     RES;
     reg
begin
                                                    Signal "OP_SEL" is not declared as function input or local variable
     if( <u>OP_SEL</u> == 1'b1 ) ----
          RES <= ARG_1 + ARG_2;</pre>
     else
          RES <= ARG_1 - ARG_2;</pre>
     ADD_SUB = RES;
end
endfunction
```

EXAMPLE-1[1] if signal is not local, but it is 'for' loop variable => no violation

```
:
integer i;
function BW_ADD;
    input [7:0] ARG_1;
    input [7:0] ARG_2;
begin
    for ( i = 0; i <=7; i = <u>i</u> + 1 )
        BW_ADD <= ARG_1[i] + ARG_2[i];
end
endfunction</pre>
```

RULE NAME	Task statements should not be used (Verilog only)			
MESSAGE	Module "{ statement(s	ModuleName}" contains {TaskStatementsCount} 'task' enable). Usage of 'task' statements in RTL description is not recommended.		
	DETAIL	'task' enable statement detected		
PROBLEM DESCRIPTION	It is recommended not to use 'task' statements in the RTL descriptions because of two problems: – multiple outputs can be described in 'task' statements – values can be retained by 'reg' variables LEVEL RECOMMENDATION 1			
CHECKER BEHAVIOR	Checker detects task enable statements and if any are detected it issues one violation per module.			

EXAMPLE-1: [1] module "d32_ang" contains 2 task enable statements => violation

<pre>wdule d32_ang(); task swap; endtask</pre>	Module "d32_ang" contains 2 'task' enable statement(s). Usage of 'task' statements in RTL description is not recommended.	
always @() begin <u>swap</u> (SR, DR); ←	'task' enable statement detected	1 1 1
<u>swap</u> (MR, LR); ★ end	'task' enable statement detected	1

endmodule

RULE NAME	Clock edge descriptions should not be used in task statements (Verilog only)		
MESSAGE	Task "{Tas statement(s	skName}" contains {EventControlStatementCount} event control). Event control statements should not be used in 'task' statements.	
	DETAIL	Event control statement detected	
PROBLEM DESCRIPTION	Clock edge de	escriptions in 'task' statements cannot be synthesized by logic synthesis tools.	
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker scans body of a 'task' statement. If event control statement is present => violation.		

EXAMPLE-1: [1] task "light" contains an event control statement => violation

<pre>task light;</pre>	Task "light" contains 1 event control statement(s). Event control statements should not be used in 'task' statements.
<pre>repeat(TICS) @(posedge CLOCK); COLOR = OFF; end endtask</pre>	Event control statement detected

2.1.3 In a *function statement*, be careful to check arguments and bit width

STARC_VLOG 2.1.3.1

RULE NAME	Match the argument bit width with the bit width of the function statement input declaration (Verilog only)		
MESSAGE-1	Argument bit width does not match to bit width of the function port declaration. Match bit widths exactly to avoid loss or misalign of input signal bit values.		
MESSAGE-1	DETAIL-1	Argument width is "{ArgBitWidth}" while port "{InputName}" width is "{InputBitWidth}"	
MESSAGE-2	Argument bit width does not match to bit width of the task port declaration. Match bit widths exactly to avoid loss or misalign of input/output signal bit values.		
	DETAIL-1	Argument width is "{ArgBitWidth}" while port "{InputName}" width is "{InputBitWidth}"	
PROBLEM DESCRIPTION	When function statement is described, bit width of the input/output arguments must be considered with special care: the bit width of the function input declaration should match to bit width of the input argument. If bit widths doesn't match, value of input signal can be misaligned or lost.		
	LEVEL	RULE	
	Checker verifies each function/task call:		
	 each input/output should be mapped with signal/expression having the same bit width, 		
	Note: for decimal constants violation is issued only if they are wider than arguments (narrower decimal constants are allowed);		
	 violation is issued if bit widths are different; messages are displayed according to the following principles: 		
BEHAVIOR	 message-1 is displayed for functions 		
	 message-2 is displayed for tasks 		
	Note-1: this rule can be dependent on parameters or hierarchical references => elaboration-time checking is required for such cases		
	Note-2: bit wid (2'b111)); sig (1'b1); "-1" – 2	Iths of decimal constants is defined by their values ("1" – 1 bit (1'b1); "7" – 3 bits n bit is taken into account when unary sign (+ / -) is specified ("1" or "+1" – 1 bit bits (2'11))	

EXAMPLE-1: [1] function "INV" with 1-bit input is described;

[2] function argument is a concatenation that results in 2-bit value => violation (message-1);



EXAMPLE-2: [1] task "copy8to16" is described with 8-bit input and 16-bit output;

[2] input is assigned with signal having less bit width (4), output is assigned with signal having greater bit width (32) => violation (message-2, detail per each port);

```
reg [ 3:0] sample k bus;
reg [31:0] transn_k_bus;
task copy8to16;
    input [ 7:0] src arg;
    output [15:0] dest_arg;
begin
   dest_arg = { 8'b00000000, src_arg };
end
                                          Argument bit width does not match to bit width of the task port
endtask
                                        --- declaration. Match bit widths exactly to avoid loss or misalign of
 . .
always @( * ) begin____
                                          input/output signal bit values.
              *-
    . . .
    copy8to16( sample_k_bus, transn_k_bus );
    • • •
end
                                        -- Argument width is "32" while port "dest_arg" width is "16"
                                           Argument width is "4" while port "src_arg" width is "8"
                                                                                     _ _
```

RULE NAME	Match the return value bit width with the bit width of the assignment destination signal (Verilog only)		
MESSAGE-1	Function return value bit width "{RetValBitWidth}" is less than bit width "{DestBitWidth}" of the assignment destination. Upper bits of the assignment destination will be filled with zeroes. Match bit widths exactly.		
MESSAGE-2	Function return value bit width "{RetValBitWidth}" is greater than bit width "{DestBitWidth}" of the assignment destination. Upper bits of the function return value will be truncated. Match bit widths exactly.		
PROBLEM DESCRIPTION	Function return value should match the bit width of assignment destination signal. When bit width of right-hand-side it greater than bit width of assignment destination => upper bits of right-hand-side are truncated. Otherwise, when bit width of right-hand-side is less than bit width of assignment destination => upper bits of destination are filled with zeros. Descriptions with different bit widths may be made inadvertently – they are implicit and readability of the description drops. Concatenations/part-selections should be used to describe filling/truncation explicitly.		
	LEVEL RULE		
	Checker verifies each assignment (=, <=, assign) where right-hand-side is pure function call:		
CHECKER BEHAVIOR	 bit width of function return value should be the same as bit width of assignment destination 		
	 message-1 is displayed when target of assignment has greater bit width than bit width of function return value 		
	 message-2 is displayed when target of assignment has less bit width than bit width of function return value 		
	Note-1: this rule can be dependent on parameters or hierarchical references => elaboration-time checking is required for such cases		
	Note-2: this checker verifies only cases where right-hand-side is pure function call. This is made intentionally, since checker $2.10.3.3$ verifies cases where right-hand-side is not simple function call (for example, an expression with function call as one of its members)		

EXAMPLE-1: [1] function "SHL" is called in "true" branch of ternary conditional operator (it is pure call);
[2] bit width of function return value is greater than bit width of assignment destination => violation (message-2)

<pre>wire [7:0] TS_VAL; wire [7:0] L_PIPE;</pre>		
function [7:0] SHL;		
<pre>input [7:0] arg; begin SHL = arg << 1;</pre>	,	Function return value bit width "8" is greater than bit width "6" of the assignment destination. Upper bits of the function return value will be truncated. Match bit widths exactly
end	1	
endfunction	¥	
$assign L_PIPE[5:0] = ($	SEL)? <u>SHL</u> (TS_VA	L) : 6'b000001;

EXAMPLE-2: [1] function "SHL" is called in a right-hand 'always' statement (it is pure call);
[2] bit width of function return value is less than bit width of assignment destination => violation (message-1);

wire [7:0] TS_VAL;
reg [9:0] L_PIPE;
...
function [7:0] SHL;
 input [7:0] arg;



EXAMPLE-3: [1] bit width of function return value is greater than bit width of assignment destination, but righthand-side is not pure function call (function is member of an expression) => no violation (this is case for 2.10.3.3)

```
wire [7:0] TS_VAL;
wire [7:0] L_PIPE;
...
function [7:0] SHL;
    input [7:0] arg;
begin
    SHL = arg << 1;
end
```

endfunction

assign L_PIPE[5:0] = SHL(TS_VAL) + 8'b01010101;

RULE NAME	A function statement should end with a return value assignment		
MESSAGE	Function does not end with a return value assignment in every execution path. Return value assignment should be the last statement for any function execution path		
	DETAIL-1	Return value assignment is not performed in this execution path	
	DETAIL-2	Redundant statements after the return value assignment	
PROBLEM DESCRIPTIONThe function statement should end by return value assignment to function statement following the return value in a function statement will not be executed (logic simulation ignore these lines)		tatement should end by return value assignment to function statement. Statements return value in a function statement will not be executed (logic synthesis and ore these lines)	
	LEVEL	RECOMMENDATION 1	
	Checker scans every execution path in a function statement to verify that each execution path is finished by return value assignment (RVA):		
CHECKER BEHAVIOR	 lower scopes are not checked if RVA is found in the current scope 		
	 if RVA is present at least in one branch of 'case' statement – checkers treats it as if all 'case' branches have RVA (completeness of 'case' in a function is checked by rule <u>2.1.1.2</u>) 		
	– exec	ution path is good if last statement of this execution path has/is RVA	

EXAMPLE-1: [1] function doesn't have RVA in one of execution paths => violation (DETAIL-1);

[2] redundant statements after RVA in another one execution path => violation (DETAIL-2);



EXAMPLE-2: [1] lower level execution path is not full, but there is no violation due to RVA in the upper level execution path;

[2] case statement is treated as if all branches has RVA, because RVA is present in at least one of the branches => no violation;

[3] RVA is not present in the last execution path => violation (DETAIL-1);

function <u>FUNC</u> ;	
<pre>input a; input b;</pre>	Function does not end with a return value assignment in every
<pre>reg t; begin if(a) begin</pre>	execution path. Return value assignment should be the last statement for any function execution path.
if (b) begin t = a; end	This execution path " if (b)" is not full, but upper level execution path
FUNC = a b;	"if(a)" contains RVA => no violation



EXAMPLE-3: [1] function includes execution path that is not full, but the last statement in global execution path is full => no violation



RULE NAME	In a funct performed	tion statement, global signal assignment should not be	
MESSAGE	Function "{FuncName}" assigns values to outer signals. In a function statement, global signal assignment should not be performed.		
	DETAIL	Signal "{ObjectName}" is assigned in a function.	
	If only global signal is assigned within function statement it makes assignment which has function call in RHS unnecessary because an empty value is returned. However, the description, which invokes the function statement, necessary. If function statement is not invoked global signal, assigned within function body, do not change its value.		
	If an assignment is performed to both a function name and a global signal inside the same function statement, the description becomes complicated and easily leads to mistakes.		
	When executing logic synthesis tools, if multiple outputs are described by one function statement, redundant logic tends to be generated and circuit quality decreases. So do not assign global signals in function statements.		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker scans – if ass Note: if global	s function statements: ignment to external (not local to function) is detected => violation signal is for loop variable => no violation	

EXAMPLE-1: [1] global signal is assigned in function statement => violation

```
module top;
    . . .
    reg glbl;
                                                              Function "func1" assigns values to outer signals. In a function
    function func1; + ------
                                            statement, global signal assignment should not be performed.
        input a;
        input b;
    begin
        if ( a )
                                            Signal "glbl" is assigned in a function.
            func1 = b;_____
         else
            <u>glbl</u> = a;
         . . .
    end
    endfunction
     . . .
```

endmodule

EXAMPLE-2: [1] global signal is assigned in the function statement but it is for loop variable => no violation

```
module top;
...
integer glbl;
function [3:0] <u>bw or;</u>
input [3:0] a;
input [3:0] b;
```

```
begin
  for( glbl = 0; glbl < 4; glbl = glbl + 1 )
            bw_or[glbl] = a[glbl] || b[glbl];
    ...
end
endfunction
...</pre>
```

endmodule

2.1.4 Instructions for equation level descriptions (different from VHDL)

STARC_VLOG 2.1.4.5

RULE NAME	Logical operator should not be used for vector (Verilog only)		
MESSAGE	Logical operator has vector argument(s). Use bit-wise operators for multi-bit arguments and logical operators only for 1-bit arguments.		
PROBLEM DESCRIPTION	Logical operators (!, &&,) treat argument as FALSE if it is 0 or as TRUE in other case and return 1-bit result. Bit-wise operators process arguments bit by bit. Results of calculations are the same for logical and bit-wise operators only if arguments are of 1-bit width. For other arguments results are different. So it is recommended to use logical operators only with 1-bit arguments to avoid mistakes.		
	LEVEL RECOMMENDED 1		
CHECKER BEHAVIOR	Checker detects all logical operators (!, &&,): – if width of any argument (signal or constant) is more than 1 bit => violation. Note: only one message is produced per one operator.		

Logical operator has vector argument(s). Use bit-wise operators for multi-bit arguments and logical operators only for 1-bit arguments.

EXAMPLE-1: [1] one argument of logical operator is 2-bit width => violation.

```
reg one_bit_reg;
parameter [1:0] two_bits_param = 2'b01;
assign out_reg = one_bit_reg && two_bits;
```

RULE NAME	Caution is HDL only)	s advised with bit width for reduction operators (Verilog		
MESSAGE-1	Argument b description	Argument bit width of reduction operator "{ReductOp}" is equal to one bit. Such description is not recommended since no operation will be performed.		
MESSAGE-2	Argument bit width "{ArgBitWidth}" of reduction operator "{ReductOp}" is too large. It is recommended to use arguments less than or equal to "{MAX_ARGUMENT_WIDTH}" bits to avoid performing functions with many operational steps.			
PROBLEM DESCRIPTION	Reduction op however, if th operational st performed. Th	perators are available only in Verilog HDL. Reduction operators are efficient, the bit widths of the values to be executed are too large, functions with many teps are created by a synthesis tool. When bit width is one bit, no operation is hus, caution is advised with bit width for reduction operators		
	LEVEL	RECOMMENDATION 3		
Checker detects reduction		cts reduction operators (&, ~&, , ~ , ^, ~^):		
CHECKER BEHAVIOR	 if bit width of argument is equal to 1 bit => violation (message- 1) 			
	 if bit width of argument is greater than MAX_ARGUMENT_WIDTH => violation (message-2) 			
	Note: parame	ter MAX_ARGUMENT_WIDTH is defined in configuration file (default value is 8)		

EXAMPLE-1: [1] argument 'a' of the reduction operator is one bit width => violation (message-1) [2] bit width of argument 'b' of the reduction operator is greater then recommended => violation (message-2)

reg a; reg [15:0] b;	Argument bit width of reduction operator "&" is equal to one bit. Such description is not recommended since no operation will be performed.
assign c = <u>k</u> a + ⊥p;	Argument bit width "16" of reduction operator " " is too large. It is recommended to use arguments less than or equal to "8" bits to avoid performing functions with many operational steps.

2.1.5 Use a conditional operator ((A)?B:C) only once (Verilog only)

STARC_VLOG 2.1.5.1

RULE NAME	Use nesting of a conditional operator (?) only once (Verilog only)		
MESSAGE-1	Ternary conditional operator contains {NestedCount} nested conditional operators. It is recommended to use this operator only once to improve readability of the description and decrease possibility of nesting mistakes.		
PROBLEM DESCRIPTION	The conditional operator can be nested, but since readability of the description decreases and nesting mistakes are more likely, it is recommended that a conditional operation be used only once. When two or more ? exist the nesting relationship is difficult to verify, whether it is an if-if nest or an else-if nest. Therefore, using an if statement within an always construct is recommended.		
	LEVEL RECOMMENDATION 3		
MESSAGE-2	Ternary conditional operator contains {NestedCount} nested conditional operators. Nesting is limited by {MAX_NESTING_LEVEL} level(s) when it cannot be avoided.		
PROBLEM DESCRIPTION	When nesting of conditional operators cannot be avoided number of levels should be minimized. Recommended limit of nested operators is 10.		
	LEVEL RULE		
CHECKER BEHAVIOR	Checker detects ternary conditional operators:		
	 if conditional operator contains another (nested) ternary conditional operators => violation (message- 1) 		
	 if count (excluding the parent one) of nested ternary operators is greater than value of parameter MAX_NESTING_LEVEL => violation (message-2) 		
	Note: parameter MAX_NESTING_LEVEL is defined in configuration file (default value is 10)		

EXAMPLE-1: [1] conditional operator contains nested conditional operator => violation (message- 1)

S_OUT = (SEL_1 - SEL_2)? A : (SEL_1 | SEL_2)? D : B + D; Ternary conditional operator contains 1 nested conditional operators. It is recommended to use this operator only once to improve readability of the description and decrease possibility of nesting mistakes.

EXAMPLE-1: [1] conditional operator contains 4 nested conditional operators; [2] parameter MAX_NESTING_LEVEL has value 3 => violation (message-2)

assign S OUT = (SEL 1 - SEL 2)? A :	······································
(SEL_1 + SEL_2) <u>?</u> C : ▼、、	Ternary conditional operator contains 4 nested conditional operators.
(SEL_1 SEL_2) <u>?</u> B :	Nesting is limited by 3 level(s) when it cannot be avoided.
(SEL_1 & SEL_2) <u>?</u> D :	
(SEL_1 ^ SEL_2) <u>?</u> E : 1	F;

RULE NAME	In the conditional expression of an if statement or the conditional operator (?) the result should not be a vector (Verilog only)		
MESSAGE	The result of conditional expression is {CondExpBW} bits wide. The result of conditional expression should be 1 bit.		
PROBLEM DESCRIPTION	The conditional expression of an if statement or the ternary operator should be judged as being true or false. It is clearly for 1 bit expression result when it is 1 (true) or 0 (false). The vector expression result may easily lead to confusions, so the result of a conditional expression should be 1 bit.		
	LEVEL	RECOMMENDATION 2	
CHECKER BEHAVIOR	Checker verifies conditional expression of the if statements and the ternary operator (?): if expression bit width is greater then 1 => violation 		

EXAMPLE-1: [1] result of selection expression has width greater then 1 => violation

```
input [7:0] sel;
...
always @( ... ) begin
if( sel )
...
The result of conditional expression is 8 bits w ide. The result of
conditional expression should be 1 bit.
```

EXAMPLE-2: [1] selection expression contains equality operator so result bit width is 1 => no violation

2.1.6 Specifying the range of an array

STARC_VLOG 2.1.6.1

RULE NAME	Specificat dimensio	tion of an array should be [MSB:LSB], if it is one- nal
MESSAGE	Module "{ModuleName}" contains {IllegalDeclCount} vector range declaration(s that does not correspond to [MSB:LSB] style. Such style is recommended to avoid problems with arithmetic operations which are based on [MSB:LSB assumption.	
	DETAIL	Vector "{VecName}" range declaration does not correspond to [MSB:LSB] specification.
PROBLEM DESCRIPTION	Arithmetic operations are based on the assumption of [MSB:LSB] and if a reverse vector is used it is necessary to convert it for arithmetic operations otherwise operation result is incorrect. It is recommended to specify [MSB:LSB], even if the array does not perform arithmetic operations.	
	LEVEL	RECOMMENDATION 2
CHECKER BEHAVIOR	Checker scans vector declarations (function return value range, function / task ports are also considered) and checks range declaration [MSB:LSB]: if (MSB < LSB) => violation Note-1: array of vectors declaration are skipped Note-2: array range may be parameter-dependent => elaboration time checks required	

EXAMPLE-1: [1] within vector declaration MSB > LSB => violation

<pre>module top; reg [0:31] tmp;</pre>	Module "top" contains 1 vector range declaration(s) that does not correspond to [MSB:LSB] style. Such style is recommended to avoid problems with arithmetic operations w hich are based on [MSB:LSB]
	assumption.
endmodule	Vector "tmp" range declaration does not correspond to [MSB:LSB] specification.

EXAMPLE-2: [1] within array of vectors declaration MSB > LSB => no violation

module top;

reg [0:5] mem [3:0];

• • •

endmodule

RULE NAME	The LSB of an array should be 0		
MESSAGE	Least significant bit of vector "{VecName}" is "{LSBValue}". It is recommended to specify "{RECOMMENDED_LSB}" for LSB of vector.		
PROBLEM DESCRIPTION	The specification of a vector should be [MSB:LSB] and LSB should be 0. By using same style for vector declarations code is simplified, readability is improved and possibility of mistakes decreases (see also <u>2.1.6.1</u>).		
	LEVEL	RECOMMENDATION 3	
	Checker scans vector declarations (function return value range, function / ta considered) and detect LSB in range declaration expression:		
CHECKER BEHAVIOR	– if (LSB != RECOMMENDED_LSB) => violation		
	Note-1: array of vectors declaration are skipped		
	Note-2: array range may be parameter-dependent => elaboration time checks required		
	Note-3: param used to tune v	neter RECOMMENDED_LSB value is described in configuration file and may be vector declarations style (by default RECOMMENDED_LSB == 0).	

EXAMPLE-1: [1] within vector declaration LSB != RECOMMENDED_LSB (RECOMMENDED_LSB == 0) => violation

```
module top;
reg [15:31] tmp;
Least significant bit of vector "tmp" is "15". It is recommended to
specify "0" for LSB of vector.
```

endmodule

EXAMPLE-2: [1] within array of vectors declaration LSB != RECOMMENDED_LSB (RECOMMENDED_LSB == 0) => no violation

module top;

```
reg [15:7] mem [3:0];
```

endmodule

RULE NAME	The index of an array should be simple signal names only		
MESSAGE	Operation(s) is detected within index expression of vector "{VectorName}". It is recommended to use simple signal names in vector indexes to avoid generation of redundant logic.		
PROBLEM DESCRIPTION	By using signal names in a vector index, code is simplified and readability is improved. However, for descriptions using signal names in a vector index, many levels of logic gates is generated by logic synthesis in the case of a complex circuit description. Also, depending on the logic synthesis tool, even if usage of a signal name for a index is supported, highly redundant logic gates may be generated. Therefore, a vector index should simply consist of signal names only, and operations should not be included in it. However, it is not a problem if index consists of an operation with a loop variable (see <u>2.9.2.1</u>)		
	LEVEL	RECOMMENDATION 3	
CHECKER BEHAVIOR	Checker scans vector references described in synthesizable context: – if vector index is not a simple signal => violation Note-1: index is simple signal when it does not contain any operators (concatenations are allowed) Note-2: operators are allowed when operands are loop variable and constant (see <u>2.9.2.1</u>)		

EXAMPLE-1: [1] bit selection in used for function input;

[2] vector index is not a simple signal, it contains arithmetic operation => violation

EXAMPLE-2: [1] concatenation is used for part selection => no violation

assign out1 = in2[<u>{sel, sel}</u> : 0];

RULE NAME	The range of an array index should be appropriately specified		
MESSAGE-1	Array "{ArrayName}" is referenced by constant index value "{IndexVal}" that is out of array range [{ArrMSB}:{ArrLSB}]. Pay attention to the MSB and LSB values and specify array indexes carefully to avoid unexpected simulation results.		
MESSAGE-2	Array "{ArrayName}" is referenced by variable index value. Values possible for index ({IndexMin} : {IndexMax}) are out of array range [{ArrMSB}:{ArrLSB}]. Pay attention to the MSB and LSB values and specify array indexes carefully to avoid unexpected simulation results.		
PROBLEM DESCRIPTION	Attention should be paid to the MSB and LSB values of an array, as well as to the range of the signals specified in the array index. If values that exceed the MSB value or index value which are lower than LSB are specified, unexpected results may occur. Many simulators give results of 'x' when a value exceeding MSB is assigned and 'z' when a value less than LSB is assigned. Depending on the simulator, output values will vary and logic synthesis tools will not generate appropriate circuits.		
	LEVEL RECOMMENDATION 2		
	Checker scans array references within 'always' and 'assign' synthesizable statements:		
	 if any of indexes (constant or variable) used in references does not fit to declared range: 		
CHECKER	 if array index is constant and index > MSB or index < LSB => violation (message-1); 		
	 if array index is variable and maximum possible value is greater than MSB or/and minimum possible value is less then LSB => violation (message-2). 		
BEHAVIOR	Note-1: initial assignments are not checked.		
	Note-2: array can be referenced by loop constant index. Loop constant index is an expression of statically countable loops (see 2.9.1.2), that contain only constants, loop variables, unary, binary and ternary operation (in this case index range is counted by values). If expression has non-loop variables, concatenation, it is simple expression (in this case index range is counted by bit-width of operands).		

EXAMPLE-1: [1] an index of array reference in constant;

[2] constant value does not lie in the range [MSB:LSB] => violation (message-1).

reg [31:0] in1 [10:0];	Array "in1" is referenced by constant index value "16" that is out of
assign data = in1 <u>[8'h10];</u>	array range [10:0]. Pay attention to the MSB and LSB values and specify array indexes carefully to avoid unexpected simulation results.

EXAMPLE-2: [1] an index of array reference in variable;

[2] maximal index value is grater then MSB (15 > 3) and LSB > 0 => violation (message-2).

<pre>reg [31:0] in1 [3:2]; reg [7:0] sel;</pre>	Array "in1" is referenced by variable index value. Values possible for index (0 :15) are out of array range [3:2]. Pay attention to the MSB and
assign data = in1[<u>sel[3:0]</u> ; *	LSB values and specify array indexes carefully to avoid unexpected simulation results.

RULE NAME	For an array index, 'x' and 'z' should not be used		
MESSAGE	Unknown value in the index: {ObjectValue}. Incorrect synthesis results may be generated.		
PROBLEM DESCRIPTION	An error does not occur during simulation if unknown value is used as index. But error may oc in the logic synthesis tool or an incorrect circuit may be generated. So do not use 'x' or 'z' for array index in RTL descriptions.		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker verifies bit-selection or part-selection index expression which evaluates to a constant: – if value of index contain unknown bits ('x' or 'z') => violation		

EXAMPLE-1: [1] bit selection expression contains unknown ('z') value => violation

assign out1 = { in1[<u>1'bz</u>], in2[30:0] }; Unknown value in the index: 1'bz. Incorrect synthesis results may be generated.

EXAMPLE-2: [1] reference to memory contains unknown 'x' value => violation

always @(mem) begin	
out1 = mem[<u>3'b1x1</u>] end	Unknown value in the index: 3b1x1. Incorrect synthesis results may be generated.
~	

2.2 always construct description in combinational logic

2.2.1 Avoid the risk of generating latches

STARC_VLOG 2.2.1.1

MESSAGE Possible latch inference for {LatchSigCount} signal(s) DETAIL Signal "{SignalName}" is not assigned in all cases PROBLEM DESCRIPTION When describing a process for a combinational circuit, each signal should be defined in a execution paths of the process. It usually means that assignment to the signal should be performed in each branch of any conditional statement ('if', 'case') inside the process. Otherwise logic synthesis tools will recognize that output signal must be retained for certain condition. As a result, latch will be generated to maintain output value. LEVEL RULE Checker scans 'always' statements in order to detect the latches. Following requirements are imposed on each signal assigned in an 'always' construct:	RULE NAME	Latches are generated unless all conditions have been described. Care should be taken not to create latches		
MESSAGE DETAIL Signal "{Signal Name}" is not assigned in all cases PROBLEM DESCRIPTION When describing a process for a combinational circuit, each signal should be defined in al execution paths of the process. It usually means that assignment to the signal should be performed in each branch of any conditional statement ('if', 'case') inside the process. Otherwise logic synthesis tools will recognize that output signal must be retained for certain condition. As a result, latch will be generated to maintain output value. LEVEL RULE Checker scans 'always' statements in order to detect the latches. Following requirements are imposed on each signal assigned in an 'always' construct: - if signal is assigned in some branch of 'if'/case' statement, it must be also assigned in all other branches of this statement (i.e. signal assignment should be complete) - if there is no 'else' branch in 'if' statement => all conditions must be covered by existing branches (i.e. 'if' statement should be complete) - if there is no 'default' clause in 'case' statement => all conditions must be covered by existing clauses (i.e. 'case' statement should be complete) - if there is no 'default' clause in 'case' statement => all conditions must be covered by existing clauses (i.e. 'case' statement should be complete) - if there is no 'default' clause in 'case' statement => all conditions must be covered by existing clauses (i.e. 'case' statement should be complete) - if there is no 'default' clause in 'case' statement should be complet		Possible latch inference for {LatchSigCount} signal(s)		
PROBLEM DESCRIPTION When describing a process for a combinational circuit, each signal should be defined in a execution paths of the process. It usually means that assignment to the signal should be performed in each branch of any conditional statement ('if', 'case') inside the process. Otherwise logic synthesis tools will recognize that output signal must be retained for certain condition. As a result, latch will be generated to maintain output value. LEVEL RULE Checker scans 'always' statements in order to detect the latches. Following requirements are imposed on each signal assigned in an 'always' construct: - if signal is assigned in some branch of 'if/'case' statement, it must be also assigned in all other branches of this statement (i.e. signal assignment should be complete) - if there is no 'else' branch in 'if' statement => all conditions must be covered by existing branches (i.e. 'if' statement should be complete) - if there is no 'default' clause in 'case' statement => all conditions must be covered by existing branches (i.e. 'if' statement should be complete) - if there is no 'default' clause in 'case' statement => all conditions must be covered by existing branches (i.e. 'case' statement should be complete) - if there is inferred if one of the above restrictions is broken. So, violation message is displayed when 'always' block describes latches only and one from the two following cases is true: - 'iff/'case' statement is complete, but signal is not assigned in all branches - 'iff/'case' statement is inc	MESSAGE	DETAIL	Signal "{SignalName}" is not assigned in all cases	
LEVEL RULE Checker scans 'always' statements in order to detect the latches. Following requirements are imposed on each signal assigned in an 'always' construct: if signal is assigned in some branch of 'if'/case' statement, it must be also assigned in all other branches of this statement (i.e. signal assignment should be complete) if there is no 'else' branch in 'if'statement => all conditions must be covered by existing branches (i.e. 'if' statement should be complete) if there is no 'default' clause in 'case' statement => all conditions must be covered by existing clauses (i.e. 'case' statement should be complete) Checker BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR - if chare is inferred if one of the above restrictions is broken. So, violation message is displayed when 'always' block describes latches only and one from the two following cases is true: - 'if/'case' statement is complete, but signal is not assigned in all branches - 'if/'case' statement is incomplete	PROBLEM DESCRIPTION	When describing a process for a combinational circuit, each signal should be defined in execution paths of the process. It usually means that assignment to the signal should performed in each branch of any conditional statement ('if', 'case') inside the process. Otherw logic synthesis tools will recognize that output signal must be retained for certain condition. A result, latch will be generated to maintain output value.		
CHECKER BEHAVIOR Checker scans 'always' statements in order to detect the latches. Following requirements are imposed on each signal assigned in an 'always' construct: - if signal is assigned in some branch of 'if/'case' statement, it must be also assigned in all other branches of this statement (i.e. signal assignment should be complete) - if there is no 'else' branch in 'if' statement => all conditions must be covered by existing branches (i.e. 'if' statement should be complete) - if there is no 'else' branch in 'if' statement => all conditions must be covered by existing branches (i.e. 'if' statement should be complete) - if there is no 'default' clause in 'case' statement => all conditions must be covered by existing clauses (i.e. 'case' statement should be complete) - if there is inferred if one of the above restrictions is broken. So, violation message is displayed when 'always' block describes latches only and one from the two following cases is true: - 'if/'case' statement is complete, but signal is not assigned in all branches - the signal is assigned in all branches, but 'if'/'case' statement is incomplete		LEVEL	RULE	
Note-1: when completeness of 'case'/'if' statement depends on parameter => elaboration-time checking is required (warning message will include instance name) Note-2: detail-message for vector can be either single (if latches are inferred by all elements of	CHECKER BEHAVIOR	Checker scan imposed on ea – if sign all ott – if the brand – if the existi Consecutively So, violation n two following of – 'if/'ca – the si Note-1: when checking is rea Note-2: detail-	s 'always' statements in order to detect the latches. Following requirements are ach signal assigned in an 'always' construct: nal is assigned in some branch of 'if'/case' statement, it must be also assigned in her branches of this statement (i.e. signal assignment should be complete) re is no 'else' branch in 'if' statement => all conditions must be covered by existing ches (i.e. 'if' statement should be complete) re is no 'default' clause in 'case' statement => all conditions must be covered by ng clauses (i.e. 'case' statement should be complete) , latch is inferred if one of the above restrictions is broken. nessage is displayed when 'always' block describes latches only and one from the cases is true: use' statement is complete, but signal is not assigned in all branches ignal is assigned in all branches, but 'if'/case' statement is incomplete completeness of 'case'/'if' statement depends on parameter => elaboration-time quired (warning message will include instance name) message for vector can be either single (if latches are inferred by all elements of	

EXAMPLE-1: [1] 'if' is complete ('else' branch is present) but one of two signals is not assigned in all branches



EXAMPLE-2: [1] 'case' is incomplete ('default' clause is not specified and case clauses don't cover all possible conditions) => violation for each signal;

[2] note, that signal "F2" is not assigned in all branches, whereas signal "F1" is assigned in all branches

```
always @(S, A, B) begin
                                _ _ _ _ _
                                         case (S)
                              - Possible latch inference for 2 signal(s)
      2'b00: begin
          F1 <= A [ B;
          F2 <= 1'b0;
                               -¦ Signal "F1" is not assigned in all cases
      end
                               •------
       2'b01: begin
                              F1 <= 1'b0;
         F2 <= 1'b1;
      end
      2'b10: begin
         F2 <= A & B;
      end
   endcase
end
```

```
EXAMPLE-3: [1] casex is incomplete (completeness of depends on parameter => elaboration-time checking required);
```

[2] assigned signal "F" is 2-bit vector (single warning issued for it – due to incomplete 'case' – all bits will infer latches)

```
parameter [1:0] param = 2'b01;
                                         _ _ _ _ _ _
                                                           _ _ _ _ _ _ _ _ _ _ _ _ _
                                        Possible latch inference for 1 signal(s)
<u>always</u> @( S, A, B ) begin 🗲 -
                                        <u>casex</u>(S) ←----
                                               -----
                                        , _ _ _ _ _ _
                                       - ¦ Signal "F" is not assigned in all cases
        2'bx0: begin
            F[0] <= A | B;
F[1] <= 0;
        end
        param: begin
            F[0] <= 1;
F[1] <= A & B;
        end
    endcase
end
```

2.2.2 Define every input signal in an *always construct* in the sensitivity list

STARC_VLOG 2.2.2.1

All signals at the right of the conditional expression and the assignment statement in the always construct of the combinational circuit must be defined in the sensitivity list	
The sensitivity list of always statement is incomplete. Differences between RTL and post-synthesis simulation results are possible.	
DETAIL	Signal "{ObjectName}" is read, but is not included in the sensitivity list.
Logic synthesis tools ignore sensitivity lists in combinational circuits assuming that always construct executes if any of reading signal changes. When any signal read in the process is not included in sensitivity list – differences between RTL and gate level simulation may occur.	
LEVEL	RULE
Checker verifies all signals which are read in combinational always block: signals on the right side of procedural assignment condition expression of the if-statement selection expression of the case-statement input arguments of function/task calls If any of detected signals is not included in sensitivity list of current always block => violation. Checker skips following objects: initial constructs internally declared signals delay expressions event control statements always constructs if there is an edge description in sensitivity list blocks without sensitivity list incremental statement of loop variable is not checked. loop variables as index 	
Note: elaboration-time checks are possible when needed.	
	All signal assignme circuit mu The sensitivand post-sy DETAIL Logic synthes construct exect included in ser LEVEL Checker verifie – signa – condi – selec – input If any of detec Checker skips – initial – interr – delay – event – alway – block – increr – loop – – interr Note: elaborat

EXAMPLE-1: [1] signal is used on the right side of procedural assignment and is not included in sensitivity list => violation


EXAMPLE-2: [1] signal is used for bit selection and is not included in sensitivity list => violation [2] loop variable is used for bit selection => no violation

always @(in1, in2) begin ★	The sensitivity list of alw ays statement is incomplete. Differences betw een RTL and post-synthesis simulation results are possible.	
<pre>for(i = 0; i < 10; i = i +</pre>	1) begin 3];	-
	Signal "in3" is read, but is not included in the sensitivity list.	-
end		

STARC_VLOG 2.2.2.2

RULE NAME	Do not define constants and unnecessary signals in the sensitivity list		
	Constant(s) between RT	or unnecessary signal(s) detected in the sensitivity list. Differences L and post-synthesis simulation results are possible.	
	DETAIL-1	Constant "{ObjectName}" is included in the sensitivity list.	
MESSAGE	DETAIL-2	Signal "{ObjectName}" is included in the sensitivity list, but is not referenced.	
MESSAGE	DETAIL-3	Parameter "{ObjectName}" is included in the sensitivity list.	
	DETAIL-4	Signal "{ObjectName}" is unnecessary because it is used only as a loop variable.	
	DETAIL-5	Signal "{ObjectName}" is unnecessary because it is used only as an intermediate variable.	
PROBLEM DESCRIPTION	Logic synthes construct exec list may cause level simulatio sensitivity list	sis tools ignore sensitivity lists in combinational circuits assuming that always cutes if any of reading signal changes. Unnecessary signals described in sensitivity e extra cycles of 'always' block execution and differences between RTL and gate n may occur as a result. So do not define constants and unnecessary signals in the	
	LEVEL	RECOMMENDATION 2	
	Checker verifi	es sensitivity lists of combinational always block:	
	– ifac	onstant is included in the sensitivity list => violation (detail-1)	
	– ifap	 if a parameter is included in the sensitivity list => violation (detail-3) 	
CHECKER	 if a signal is included in the sensitivity list is not referenced within current 'always' block (considering enabled tasks) => violation (detail-2) 		
BEHAVIOR	 if signal which is overridden in a named block is included in the sensitivity list => violation (detail-2) 		
	– ifag	lobal loop variable is included in the sensitivity list => violation (details-4)	
	– if an	intermediate variable is specified in sensitivity list => violation (detail-5)	
	Note: see <u>2.2.</u>	2.1 for context that is skipped.	

EXAMPLE-1: [1] signal is used on the right side of procedural assignment and is not included in sensitivity list => violation

always @(in1, in2) begin	The sensitivity list of alw ays statement is incomplete. Differences	
out1 = in1 & in2 & <u>in3</u> ;	betw een RTL and post-synthesis simulation results are possible.	
end	Server a Signal "in3" is read, but is not included in the sensitivity list.	

EXAMPLE-2: [1] signal is used for bit selection and is not included in the sensitivity list => violation [2] loop variable is used for bit selection => no violation

STARC_VLOG 2.2.2.3

RULE NAME	Multiple event expressions should not be described with always (at least one event expression is required)	
MESSAGE-1	'always' bl statements. statement is	ock contains {NumberOfEventControlStatements} event control Such description style is rarely synthesizable. One event control s required.
	DETAIL-1	Event control statement detected.
	DETAIL-2	Task contains event control statement(s).
MESSAGE-2	'always' block does not contain any event control statement. Infinite loop is possible during simulation. One event control statement is required.	
PROBLEM DESCRIPTION	If multiple even impossible (ex hazardous (it h	ent expressions are described in an 'always' construct, logic synthesis might be accept some specific cases). Also, description without any event control statement is has the risk of infinite loop during the simulation)
	LEVEL	RULE
CHECKER BEHAVIOR Checker scans 'always' statements: – if multiple event control statements are detected => violation (message-1 – – if no event control statement is detected => violation (message-2)		s 'always' statements: Itiple event control statements are detected => violation (message-1) event control statement is detected => violation (message-2)

EXAMPLE-1: [1] 'always' block contains multiple event expressions => violation (message-1);

<u>always</u> <u>@(CLK)</u> begin ←	'alw ays' block contains 2 event control statements. Such description style is rarely synthesizable. One event control statement is required.	
if (RESET = '1')	Event control statement detected	
<pre>F <= 1'DU; else F <= Y1 ^ Y2;</pre>	Event control statement detected	

end

EXAMPLE-2: [1] 'always' block doesn't contains event control expressions => violation (message-2)

always begin 🖌	laboraria black dese act contain any avant control statement infinite	ì
	aways block does not contain any event control statement. Infinite	T
$if(RESET = 'I')^{}$	loop is possible during simulation. One event control statement is	Ì
F <= 1'DU;	required	T
else		÷
F <= Y1 ^ Y2;		

end

EXAMPLE-3: [1] 'always' block contains multiple event control expressions => violation (message-1)



2.2.3 Initial value description in *always constructs* (Verilog only)

STARC_VLOG 2.2.3.1

RULE NAME	Do not assignme	mix blocking assignments (=) and non-blocking nts (<=) in combinational always construct
MESSAGE	Always construct for combinational circuit contains a mixture of blocking (=) and non-blocking (<=) assignments. It is safer to use only one type of assignments in the same 'always' block.	
PROBLEM DESCRIPTION	Assignment of a value to the signal with non-blocking assignment takes place after the evaluation of all assignment statements in the always block. When the blocking assignment is performed, the assignment is already completed at the time this line is evaluated, so the assigned values on the lines after that are certainly valid. Mixture of assignment types may easily lead to mistakes. Moreover simulation results may differ depending on Verilog-HDL simulators. It is safer to use only one type of assignments in the same always block.	
	LEVEL	RULE
CHECKER BEHAVIOR	ER Checker verify types of assignments in always block: OR – if both type of assignments (blocking and non-blocking) are used => violation	

EXAMPLE-1: [1] assignments of both types are used => violation

```
always
begin
    case ( in1 )
        1'b1 : out1 = in2;
        1'b0 : out1 = in3;
        default : out1 <= 1'b0;
endcase</pre>
Alw ays construct for combinational circuit contains a mixture of
blocking (=) and non-blocking (<=) assignments. It is safer to use only
one type of assignments in the same 'alw ays' block.
```

• • •

end

STARC_VLOG 2.2.3.2

RULE NAME	Do not assign over the same signal using a non-blocking assignment for combinational circuits			
MESSAGE	Multiple non-blocking assignments over the same signal "{SignalName}" are detected on the same execution path in the 'always' construct for a combinational circuit. Final signal value is undetermined.			
PROBLEM DESCRIPTION		g assignment statements, the left hand side members are assigned after all of the e expressions are evaluated. So, multiple non-blocking assignments over the same e execution path) will result in undefined value.		
	LEVEL	RULE		
	Checker scan non-blocking a	s combinational 'always' statements in order to find signals that are assigned with assignments:		
CHECKER BEHAVIOR	 if signal(*) is assigned multiple times under the same execution path(es) => violation 			
	(*) if s	(*) if separate bits of the same signal are assigned – compacting is performed		
	Note: 'always' signals are de	for combinational circuit for this checker is such 'always' statement, where all scribed without edges in the sensitivity list		

EXAMPLE-1: [1] multiple non-blocking assignments over the same signal "Y1" (in the same execution path) => violation;

[2] multiple non-blocking assignments over the same signal "Y2" (execution path is not the same)=> no violation;

always @(CLK. SEL, A, B) begin <u>Y1 <= 1'b0;</u> if(SEL) begin <u>Y1 <= A | B;</u> y2 <= A & B; end else begin <u>Y1 <= A & B;</u> Y2 <= A | B; y2 <= A | B; y2 <= A | B; end

end

EXAMPLE-2: [1] 2-bit vector is assigned with full assignment and with partial assignment => violation for bit that is assigned multiple times

always @(CLK, SEL, A, B) begin	Multiple non-blocking assignments over the same signal "Q[0]" are	
<u>0 <= 2'b00;</u> case (SEL) 1'b0: <u>0[0] <= A B;</u> 1'b1: <u>0[0] <= A & B;</u> endcase	_ detected on the same execution path in the 'alw ays' construct for a combinational circuit. Final signal value is undetermined.	

end

EXAMPLE-3: [1] multiple non-blocking assignment over the same signal "Q" in sequential circuit => no violation (this is case for 2.2.3.3)

STARC_VLOG 2.2.3.3

RULE NAME	Do not assign over the same signal in an always construct for sequential circuits		
MESSAGE	'always' construct for sequential circuit contains multiple assignments to the signal "{SignalName}" in the same execution path. This may lead to malfunctions and is difficult to debug.		
PROBLEM DESCRIPTIONDescriptions with overwrite assignment to the same signal are prone to ca during simulation. The best practice is to avoid such descriptions whenever when making blocking assignments).		with overwrite assignment to the same signal are prone to causing race problems ion. The best practice is to avoid such descriptions whenever it is possible (even blocking assignments).	
	LEVEL	RULE	
	Checker scan (with blocking	s body of the 'always' statement for sequential circuit and finds assigned signals or nonblocking assignments either):	
CHECKER BEHAVIOR	 if signal(*) (for which FF or latch is inferred) is assigned more than once in single execution path(es) => violation 		
	(*) if separate bits of the same signal are assigned – compacting is performed		
	Note: 'always' are described	for sequential circuit for this checker is such 'always' statement, where all signals with edges in the sensitivity list	

EXAMPLE-1: [1] multiple assignments (blocking and non-blocking) over the same signal "outx[0]" in sequential circuit (in the same execution path) => violation;

```
always @( posedge clk or negedge rst n )
```

	T of Freedom of the f	
if(<pre>~rst_n)</pre>	'alw ays' construct for sequential circuit contains multiple assignments to the signal "outx[0]" in the same execution path. This may lead to
	outx <= 4'h0;	malfunctions and is difficult to debug.

else begin

<u>outx</u> <= #1 outx << 1;

outx[0] <= #1 in0;</pre>

end

2.3 FF inferences

2.3.1 Unify the description style of FF inferences

STARC_VLOG 2.3.1.1

RULE NAME	Use non-blocking assignment in FF inferences		
	'always' co assignment	onstruct infers {FFCount} flip-flop(s) assigned with blocking (s) (=). Use non-blocking assignments (<=) in FF inferences.	
MESSAGE	DETAIL-1	FF inference for signal "{ObjectName}", {BACount} blocking assignment(s):	
	DETAIL-2	Blocking assignment to FF signal "{ObjectName}".	
PROBLEM DESCRIPTION	With standard blocking assignments (=), evaluation timing of the right-hand side and assignment timing of the left-hand side are done at the same time, but in the case of non-blocking assignments, assignment to the left-hand side is performed after evaluation of the right-hand side is completely finished. For that reason, it is possible to avoid race conditions using non-blocking assignment.		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker detec – if sig	cts always constructs which infer FFs and all signals for which FFs are inferred : nal is assigned with blocking (=) assignment => violation	

EXAMPLE-1: [1] always construct infer FF for one signal but it is assigned with non blocking assignment (in two branches) => violation

always @(posedge CLK or negedge RESET)	
<pre>begin if(RESET)</pre>	'alw ays' construct infers 1 flip-flop(s) assigned with blocking - assignment(s) (=). Use non-blocking assignments (<=) in FF inferences.	
Q ≣ 1'b0; ←		;
else	FF inference for signal "Q", 2 blocking assignment(s):	'
$\underline{Q} \equiv DATA;$	- Blocking assignment to FF signal "Q".	

end

EXAMPLE-2: [1] blocking assignment is used but process does not infer FF => no violation

always @(CLK **or** D) **if (**CLK) Q = D;

RULE NAME	Set delay values for FF inference		
MESSAGE	Delay is not specified for FF inference. It is recommended to insert delay values into assignment expressions for signals to avoid racing problems.		
	DETAIL	FF signal "{SignalName}" is assigned without delay {AssignCount} times.	
PROBLEM DESCRIPTION	There is no particular problem if the design consists of a single clock, but when multiple clock are present with a gated clock, etc., the racing problem tends to occur. One possible decision to set delay values only during D input assignment and not to put them in an assignment durin an asynchronous reset. In any case, inserting delay values at the time of assignment is prevent the racing problem during RTL simulation (delay values are ignored during synthesis). Therefore, it is recommended to insert delay values into assignment expressions for FF signals.		
	LEVEL	RECOMMENDATION 3	
CHECKER BEHAVIOR	ECKER IAVIORChecker detects 'always' which infers FFs and signals for witch FF is inferred: 		

EXAMPLE-1: [1] delay is not specified for FF signal assignment under asynchronous control (reset) => no violation;

[2] delay is not specified for FF signal assignment under synchronous control (set) => violation;

[3] delay is not specified for FF signal assignment expression => violation;

always @(posedge <code>CLK</code> or negedge <code>rst</code>) begin

if(!rst)	Delay is not specified for FF inference. It is recommended to insert
Q1 <= <u>1'b0</u> ;	delay values into assignment expressions for signals to avoid racing
else if (set)	problems.
else ***	E cignal "O1" is assigned without dolay 2 times
Q1 <= <u>D2</u> ;	

end

EXAMPLE-2: [1] delay is not specified for signal assignment, but no FF is inferred by the description => no violation

always @(CLK) begin

Q <=<u>DATA</u>;

end

RULE NAME	Do not use delay values which infer FFs except in an always constructs		
MESSAGE-1	It is recommended not to use delay values otherwise than for a flip-flop signal assignments. RTL and post-synthesis simulation results may not match. However, if delay is necessary here, use parameters to enable modification depending on differences in target technologies.		
MESSAGE-2	It is recommended not to use delay values otherwise than for a flip-flop signal assignments. RTL and post-synthesis simulation results may not match.		
PROBLEM DESCRIPTION	Inserting delay values at the time of assignment prevents the racing problem during RTL simulation. Delay values are ignored during synthesis. Delay values may be specified in FF assignment expressions, but they should not be specified in other description blocks (combinational circuits, etc.). If delay values are specified in a combinational circuit, you risk having the simulation become dependent on those delay values.		
	LEVEL RECOMMENDATION 1		
	Checker scans 'always' and 'assign' statements for delays:		
	 if delay is specified for FF signal assignment (Q <= #DELAY D) => no violation 		
	 if delay is specified in other part of the description (not for FF signal assignment) 		
	 if delay is specified with literal constant => violation (message-1) 		
CHECKER	 if delay is parametrized (specified with parameter) => violation (message-2) 		
BEHAVIOR	Note: FF signal (for this rule) – such signal that is:		
	 assigned within edge-controlled 'always' block and 		
	 it is referenced from the multiple description blocks 		
	 or it is not an intermediate variable 		
	 or it is module output 		

EXAMPLE-1: [1] delay is specified for FF signal assignment => no violation

```
always @( negedge CLK ) begin Q <= \underline{\#1} \text{ DATA;}
```

end

EXAMPLE-2: [1] delay is specified not as intra-assignment, but as common delay; [2] delay is specified with literal constant => violation (message-1)

always @(negedge CLK) begin

<u>#1</u> Q <= DATA;	It is recommended not to use delay values otherw ise than for a flip-
*	flop signal assignments. RTL and post-synthesis simulation results
end	may not match. How ever, if delay is necessary here, use
	parameters to enable modification depending on differences in target
	technologies.

EXAMPLE-3: [1] process is combinational;

[2] delay is specified with parameter => violation (message-2)

parameter DELAY = 1;

always	s @(CLK or	DATA)	begin		
Q end	<= <u>#DELAY</u> I	&& ATA 	CLK;	It is recommended not to use delay values otherw ise than for a flip- flop signal assignments. RTL and post-synthesis simulation results may not match.	$\begin{array}{c}1\\1\\1\\1\\1\\1\\1\end{array}$

RULE NAME	Specify delay values with integral numbers and do not use negative delay values		
MESSAGE-1	Specify delay values with integral numbers in flip-flop inferences		
MESSAGE-2	Negative delay value "{DelayVal}" is detected. Specify delay values with positive numbers in flip-flop inferences.		
	In general, it is recommended to insert delay values into assignment expressions for signals in order to prevent the racing problem during the RTL simulation. Consider following section to find out more details about the racing problem:		
	GATED_CLK <= CLK & EN; end always @(posedge CLK) begin REG B <= DATA;		
	end end		
	<pre>always @(posedge GATED_CLK) begin</pre>		
	Gated clock is described here (clock signal CLK and enable signal EN are anded together => gated clock GATED_CLK is generated). Note, that guaranteed relationship is required between the CLK and EN (if EN changes while CLK is active => GATED_CLK pulse => malfunction).		
PROBLEM DESCRIPTION	DATA REG_B REG_A REG_A		
	Malfunction can occur either during gate simulation or RTL simulation. Upper drawing displays circuit diagram that is generated from the description above. Think about events order at CLK rise: it is unclear what signal will change first – GATED_CLK or REG_B (if GATED_CLK is first => REG_A will be assigned with old value from REG_B, otherwise – with updated one).		
	So, such problem doesn't necessarily occur – it depends on simulator. But, it is strongly recommended to insert delay values into assignment expressions for signals: such style helps to avoid a lot of problems with simulation dependency on some particular tool). As a result, solution to the racing problem will depend on particular device only.		
	LEVEL RULE		
	Checker scans 'always' statements that infer flip-flops and for each detected intra-assignment delay (Q <= #DELAY D) – verifies following:		
	 delay should be specified with integral number (integral numbers are: constants/parameters of integer/reg/time type), if number is not integral => violation with message-1 		
CHECKER BEHAVIOR	 delay should be positive (in case of parametrized delay – elaboration-time checking is required) 		
	Note-1: if delay is not integral, it will not be checked that it is positive (in other words, only one message will be displayed for non-integral negative delay)		
	Note-2: delay can be specified with integral expression (integral expression is such that consists of integral constants/parameters only)		

EXAMPLE-1: [1] delay is specified with positive integral number (parameter) => no violation

EXAMPLE-2: [1] delay is specified with integral expression;

- [2] expression consist of parameter and constant;
- [3] expression is evaluated to negative delay => violation (elaboration-time warning-2);

```
parameter DELAY = 10;
always @( posedge CLK ) begin
    if( RESET )
        Q <= 1'b0;
else
        Q <= <u>#( DELAY - 20)</u> DATA;
end
Negative delay value "-10" is detected. Specify delay values with
    positive numbers in flip-flop inferences.
end
```

EXAMPLE-3: [1] delay is specified with non-integral constant => violation (message-1)

EXAMPLE-4: [1] delay is not specified (such case is for rule 2.3.1.3 – "set delay values for FF inferences") => no violation

EXAMPLE-5: [1] delay value is negative in first intra-assignment and non-integral in the second one (but they are specified not in the flip-flop inference) => no violation

```
always @( CLK ) begin
    if( RESET )
        Q <= #(-1) 1'b0;
    else
        Q <= #(7.7) DATA;</pre>
```

end

RULE NAME	In FF inference with asynchronous reset, pay attention to the negedge or the posedge of the reset signal		
MESSAGE-1	Polarity of asynchronous control signal "{SignalName}" does not match the described in the sensitivity list. In FF inference with asynchronous control attention to the negedge or the posedge of the control signal.		
	DETAIL Polarity violation in the condition for asynchronous control		
MESSAGE-2	Polarity of asynchronous control signal(s) cannot be detected because operator "{OpName}" is used in asynchronous control expression. Define asynchronous control clearly - with signal or its negation - to avoid problems with most of logic synthesis tools.		
MESSAGE-3	Polarity of asynchronous control signal(s) cannot be detected because relational operator "{OpName}" is used in asynchronous control expression. Such descriptions are not synthesizable with most of synthesis tools. Use equality operators (=, !=) to compare asynchronous control signal with constant when testing the polarity.		
MESSAGE-4	Polarity of asynchronous control signal(s) cannot be detected because comparison is performed with non-constant value. Such descriptions are not synthesizable with most of synthesis tools. Compare asynchronous control signal with constant when testing the polarity.		
MESSAGE-5	Polarity of asynchronous control signal(s) cannot be detected because function "{FuncName}" is called on asynchronous reset line. Define asynchronous control clearly - with signal or its negation - to avoid problems with most of logic synthesis tools.		
MESSAGE-6	Polarity of asynchronous control signal(s) cannot be detected because sensitivity list contains multiple-bit signal "{SigName}". Such descriptions are not synthesizable. Use single-bit signals to define edge-sensitive 'always' constructs.		
MESSAGE-7	Polarity of asynchronous control signal(s) cannot be detected because the asynchronous control logic does not match a standard flip-flop description. Define asynchronous control clearly - with signal or its negation - to avoid problems with most of logic synthesis tools.		
PROBLEM DESCRIPTION	Asynchronous reset edge should be considered carefully when describing flip-flop inferences. Descriptions where edge in the sensitivity list differs from the polarity in the 'if' conditional branch, can not be synthesized with most logic synthesis tools (it is possible for some tools: unintentional synchronous reset flip-flops will be generated).		
	LEVEL RULE		
CHECKER BEHAVIOR	Checker scans 'always' statements that infer flip-flops and verifies asynchronous reset controls: – for each asynchronous reset control signal: edge described in the sensitivity list should correspond to polarity in the 'if' branch when it is possible to define polarity		
	 polarity can be detected if following constructs are used in conditions of 'if' branch: logical (bitwise 'or' (II, I), concetenations(II), logical (bitwise position (I, z)) 		
	Note-1: negation of ORed signals is not allowed (it is not the same that ORing of negated signals)		
	Note-2: vector in an asynchronous condition is the same as ORing of all its bits		
	Note-3: ternary operators are allowed and restrictions for "()?" condition are similar to restrictions for 'if' conditions		
	 comparisons of following format: <signal comp="" concatenation="" constant="">,</signal> 		

RULE NAME	In FF inference with asynchronous reset, pay attention to the negedge or the posedge of the reset signal
	where COMP is one of equality operators (!=, ==, !==, ===)
	 when it is impossible to define the polarity of asynchronous reset following checks are performed:
	 if expression, that includes asynchronous control signal, contains an operator that does not belongs to set of allowed operators => violation (message-2)
	 if expression, that includes asynchronous control signal, contains an comparison that does not belongs to set of allowed comparisons
	 if comparison contains operator that does not belongs to allowed comparison operators => violation (message-3)
	 if one side of comparison is not signal / constant / concatenation => violation (message-7)
	 if asynchronous control signal is compared not with constant => violation (message-6)
	 if asynchronous control expression contains function call => violation (message-7) (along with <u>2.1.2.1</u> that restricts function calls on asynchronous reset lines)
	 if sensitivity list contains vector / part select => violation (message-6)
	 in other cases => violation (message-7)
	 Note-4: when at least one problem is detected it is reported and checking is stopped
	Note-5: asynchronous control is signal that meets following set of requirements:
	 'posedge' or 'negedge' of this signal is specified in the sensitivity list
	 there is an 'if' branch that includes this signal (signal itself, its logical negation or its comparison with constant of 0/1) and FF signal is assigned inside this branch

EXAMPLE-1: [1] polarity of asynchronous reset control differs from specified in the sensitivity list => violation

<pre>always @(posedge CLK or <u>negedge RESET</u>) begin if(<u>RESET</u>)</pre>	Polarity of asynchronous control signal "RESET" does not match the edge described in the sensitivity list. In FF inference with asynchronous control, pay attention to the negedge or posedge of the control signal.
Q <= DATA;	Polarity violation in the condition for asynchronous control.

EXAMPLE-2: [1] polarity of asynchronous reset control is parameter-dependent and it differs from specified in the sensitivity list => violation;

[2] elaboration time checking is required => message will include instance name.

<pre>parameter RESET_POLARITY = 0;</pre>	
always @(posedge CLK or posedge RESET) Polarity of asynchronous control signal "RESET" does not match the edge described in the sensitivity list. In FF inference with
<pre>begin if(<u>RESET == RESET_POLARITY</u>)</pre>	asynchronous control, pay attention to the negedge or posedge of the control signal.
else Q <= DATA; end	Polarity violation in the condition for asynchronous control.

EXAMPLE-3: [1] expression, that includes asynchronous control signal, contains an operator '+' that does not belongs to set of allowed operators => violation (message-2);

[2] expression, that includes asynchronous control signal, contains an operator '-' that does not belongs to set of allowed operators => violation (message-2).

Note: only one warning is expected in the second case.

```
always @ ( negedge CLK or posedge RESET1 or negedge RESET2 )
begin
    if ( RESET1 ± RESET2 )
        Q1 <= 1'b0;
    else if ( (RESET1 = 1) % 2 )
        Q1 <= 1'b0;
        Q1 <= 1'b0;
        Q1 <= DATA;
end</pre>
Polarity of asynchronous control signal(s) cannot be detected
because operator "+" is used in asynchronous control expression.
Define asynchronous control clearly - with signal or its
        negation - to avoid problems with most of logic synthesis tools.
```

RULE NAME	Do not use both asynchronous set and reset		
	{AsynchControlCount} asynchronous set/reset signals for FF "{ObjectName}". Do not use both asynchronous set and reset in FF inferences.		
MESSAGE	DETAIL-1	Asynchronous set/reset control	
	DETAIL-2	Asynchronous reset control	
	DETAIL-3	Asynchronous set control	
PROBLEM DESCRIPTION	Flip-flops with following exan always @ (if (!F Q < else Q < end such descriptin active - 4'b000 always @ (if (!F Q < else i Q < end such descriptin active - 4'b000 always @ (if (!F Q < else i Q < else i C c else i Q < else i So, multiple as LEVEL	both asynchronous set and asynchronous reset should not be described. Consider nple: (posedge CLK or negedge RESET or negedge SET) begin RESET) (= 4'b0000; f(!SET) (= 4'b1111; (= DATA; on means Q will be realized with asynchronous reset/set flip-flops (while RESET is 00 occurs on Q, while SET is active - 4'b1111). But, consider following description: (posedge CLK or negedge RESET or negedge SET) begin RESET) (= 4'b0000; f(!SET) (= 4'b1010; (= DATA; annot be realized with a simple asynchronous control set/reset flip-flops (while tive - 4'b0000 occurs on Q, while SET is active - 4'b1010). Such description circuit to be generated in the asynchronous reset line! Moreover, FF may not be ctly (depending on logic synthesis tool). synchronous controls should not be used. RULE	
CHECKER BEHAVIOR	Checker scans 'always' statements that infer flip-flops and verifies number of asynchronous control signals: – it is allowed to use only one asynchronous control signal Note-1: see <u>2.3.1.6</u> : asynchronous control signal description. Note-2: if any other signal (asynchronous input) is used as control signal for FF output assignment, it is treated as presence of 2 asynchronous controls: both set and reset.		

EXAMPLE-1: [1] flip-flop with asynchronous reset and synchronous set is described => no violation (asynchronous control is single)

```
always @( posedge CLK or negedge RESET ) begin
    if( !RESET )
        Q <= 1'b0;
    else if( SET )
        Q <= 1'b1;
    else
        Q <= DATA;
end</pre>
```

EXAMPLE-2: [1] flip-flop with two asynchronous controls => violation with 2 details; [2] first asynchronous control is simple reset line => detail-2; [3] second asynchronous control is asynchronous input => detail-1

always @(posedge CLK or negedge RH	ESET or negedge SET) begin	1
<u>if(!RESET)</u> Q <= 1'b0;	2 asynchronous reset/set signals for FF "Q". Do not use both asynchronous set and reset in FF inferences.	
else <u>if(!SET)</u>		·
0 <= VRANCTINBAL:	Asynchronous set/reset control	
else O <= DATA:		

end

2.3.2 Circuits will vary with non-blocking and blocking assignment statements (Verilog only)

STARC_VLOG 2.3.2.2

RULE NAME	Do not mix blocking and non-blocking assignments in FF inference always construct		
MESSAGE	Detected a mixture of non-blocking (<=) and blocking (=) assignments in the 'always' construct for sequential circuit. Such description style may not synthesize.		
PROBLEM DESCRIPTION	Coexistence of (<=) within a language spec when using log	of blocking assignment statements (=) and non-blocking assignment statements single 'always' construct doesn't cause syntax error and it is allowed by the cification. But, such description style must be avoided since it risks to cause errors gic synthesis tools.	
	LEVEL	RULE	
CHECKER BEHAVIOR	 Checker scans 'always' statements for sequential circuits: if 'always' construct contains mixture of blocking (=) and non-blocking (<=) assignment statements => violation Note: "always for sequential circuit" is 'always' statement where all signals are described with edges in the sensitivity list 		

EXAMPLE-1: [1] sequential 'always' block is described (all signals in the sensitivity list are specified with edges); [2] blocking and non-blocking assignments are mixed within the 'always' body => violation

always @(posedge CLK or negedge RESET) begin

	if(!RESET) 👞		
	Q = 1'b0;	Detected a mixture of non-blocking (<=) and blocking (=) assignments	1
	else	**************************************	1
end	$Q \subset DAIA;$	may not synthesize.	

EXAMPLE-2: [1] combinational 'always' block is described (signals in the sensitivity list are specified without edges);

[2] blocking and non-blocking assignments are mixed within the 'always' body => no violation.

```
always @( A or B or SEL or RESET ) begin
    Y = 0;
    if( !RESET )
        Y <= 1'b0;
    else if( SEL )
            Y <= A && B;
end</pre>
```

2.3.3 Do not mix descriptions that have different edges

STARC_VLOG 2.3.3.1

RULE NAME	Do not use two or more different clock edges within a single always construct	
MESSAGE-1	Different ed signal "{Sig description	ges are used in {EventControlCount} event control statement(s) for gnalName}" in an 'always' construct for a sequential circuit. Such style is not synthesizable and should be avoided.
	DETAIL	{EdgeType} {SignalName}
MESSAGE-2	Edges are mixed with levels in one event control statement. Do not use such descriptions because they are not synthesizable and should be avoided.	
MESSAGE-3	Different edges are used for noncontrol signals within single event control statement. Such description style is not synthesizable and should be avoided.	
PROBLEM DESCRIPTION	EM From the syntax point of view, it is not restricted to have both rising and falling clock ed together in a single 'always' construct. But it is prohibited in the real hardware description, sind is non-synthesizable (it is difficult to implement such description in actual hardware: flip-flops allow data reading for both clock edges do not exist independently).	
	LEVEL	RULE
	Checker detects 'always' statements which contain event control statements with edge specifiers (negedge, posedge):	
CHECKER BEHAVIOR	 if not the same edges are used for all non-control signals within single event control expression => violation (message-3) Note: 'control' for 'always' process is a signal which is used in the conditional expression inside a process if edge-sensitive signals are mixed with level-sensitive within single event control expression => violation (message-2) 	
	violat	tion (message-1)

EXAMPLE-1: [1] same signals are used with different edges in different event control statements => violation (message-1)

always @(posedge CLK) begin	Different edges are used in 2 event control statements for signal "CLK" in an 'alw ays' construct for a sequential circuit. Such description style is not synthesizable and should be avoided.	
$\mathbf{I} \subset \mathbf{A} \subseteq \mathbf{A}$ \mathbf{B} ; $(0 \in 1 \in \mathbf{C} \setminus \mathbf{K})$ $\mathbf{V} \subset \mathbf{A} \in \mathbf{B}$.	posedge CLK	
end	negedge CLK	
EXAMPLE-2: [1] same signals are used with (message-1)	different edges in different event control statements => violation	۱
	Different edges are used in 2 event control statements for signal "CLK" in an 'always' construct for a sequential circuit. Such description style is not synthesizable and should be avoided.	
always @(posedge CLK or negedge RESET)	begin	_
$ \begin{array}{c} \mathbf{n} \in \mathbf{n} \in \mathbf{n} \in \mathbf{n} \\ \mathbf{n} \in \mathbf{n} \in \mathbf{n} \\ \mathbf{n} \in \mathbf{n} \in \mathbf{n} \\ \mathbf{n} \\ \mathbf{n} \in \mathbf{n} \\ \mathbf$	posedge CLK	i i i
end	hegedge CLK	

RULE NAME	Do not use two or more identical clock edges within a single always construct	
MESSAGE-1	Identical ec signal "{Sig description	Iges are used in {EventControlCount} event control statements for gnalName}" in an 'always' construct for a sequential circuit. Such style may be not synthesizable and should be avoided.
	DETAIL	{EdgeType} {SignalName}
MESSAGE-2	Event control statement described in 'always' construct after 'begin' keyword. Logic synthesis may be impossible for some tools. Specify event control statement at the top of an 'always' construct.	
PROBLEM	In actual hardware, it is difficult to implement flip-flops controlled by a multiple clock signals. Some logic synthesis tools will generate implicit state machine circuit controlling edges change order (such practice should not be used: state machine is not defined in the HDL description, but it is generated by logic synthesis tool => such HDL description is not concise).	
DESCRIPTION	Additionally, e enable logic s	event control description should be specified at the top of an 'always' construct (to ynthesis for some tools).
	LEVEL	RULE
	1) Checker of specifiers (neg	detects 'always' statements which contain event control statements with edge gedge, posedge):
CHECKER	– if not	same edge is used in all event controls => violation (message-1)
	2) Checker d construct (me	etects 'always' statements where is no event control statement at the top of the ssage-2)

EXAMPLE-1: [1] two event controls are used (sets are the same, two edges are different) => no violation; [2] no event control statement described at the top of 'always' construct => violation (message-2)

always begin ← @(posedge CLK) Y <= A ^ B;	Event control statement described in 'alw ays' construct after 'begin' keyw ord. Logic synthesis may be impossible for some tools. Specify event control statement at the top of an 'alw ays' construct.	
@(negedge CLK)		- '
Y <= A & B;		

end

EXAMPLE-2: [1] two event controls are used (sets are same, edges are the same) => violation

	1	
	Identical edges are used in 2 event control statements for signal	
	"CLK" in an 'alw ays' construct for a sequential circuit. Such	
always @(posedge CLK) begin	description style may be not synthesizable and should be avoided.	
Y <= A ^ B;	·	
@(posedge CLK)	posedge CLK	
Y <= A & B; ▼	[]	
end	posedge CLK	

EXAMPLE-3: [1] three event controls are used (sets are the same, edges are not same for all signals) => violation (for signals with same edges)

	Identical edges are used in 3 event control statements for signal "CLK" in an 'alw ays' construct for a sequential circuit. Such description style may be not synthesizable and should be avoided.
<pre>always @(posedge CLK or negedge RESET) Y <= A ^ B;</pre>	begin posedge CLK
@(posedge CLK or posedge RESET) Y <= A & B;	posedge CLK

```
@( <u>posedge CLK</u> or posedge RESET )

Y <= A | B;
end</pre>
```

2.3.4 Do not specify an initial FF value in a description (different from VHDL)

STARC_VLOG 2.3.4.1

RULE NAME	Do not specify FF initial values explicitly in initial constructs	
MESSAGE	Signal "{Sig time(s) in { synthesis to	nalName}", for which FF is inferred, is assigned {AssignmentsCount} {InitialCount} 'initial' construct(s). 'initial' construct is ignored by pols, use reset signal to initialize FF.
	DETAIL-1	FF output is assigned in the 'initial' construct.
PROBLEM DESCRIPTION	It is common initial value d "reset" will not	case to assign FF initial value in an 'initial' construct. This value will function as uring the RTL simulation. But logic synthesis ignores 'initial' construct and such be defined.
	LEVEL	RULE
CHECKER BEHAVIOR	Checker collects FF signals from 'always' statements and verifies that these signals are not assigned in an 'initial' constructs Note: FF signal is such signal for which flip-flop is inferred	

EXAMPLE-1: [1] flip-flop is inferred for signal "Q"; [2] signal "Q" is assigned in an 'initial' construct => violation

initial <u>0 <= 1'b0;</u>	Signal "Q", for w hich FF is inferred, is assigned 1 time(s) in 1 'initial' construct(s). 'initial' construct is ignored by synthesis tools, use reset signal to initialize FF.
always @(posedge CHK.) begin	
<u>Q <= DATA</u> ; *	FF output is assigned in the 'initial' construct
end	

EXAMPLE-2: [1] latch is inferred for signal "Q"; [2] signal "Q" is assigned in an 'initial' construct => no violation

RULE NAME	Logic synthesis ignores initial constructs, so it should not be used	
MESSAGE	Module "{M An 'initial' s	oduleName}" contains {InitialStatementsCount} 'initial' statement(s). tatement cannot be used in an RTL description.
	DETAIL	An 'initial' statement detected.
	A value assig cannot be use	ned in an initial block is available in the RTL description, but such an initial value d at the gale level because logic synthesis tools ignore the initial construct.
DESCRIPTION	LEVEL	RULE
CHECKER BEHAVIOR	Checker scans each module: – if initial blocks are detected => violation	

EXAMPLE-1: [1] module contains the initial construct => violation



endmodule

2.3.5 Do not use descriptions which generate FFs having fixed input values

STARC_VLOG 2.3.5.1

RULE NAME	Do not use descriptions which to generate FFs having fixed input values		
MESSAGE	Inferred FF "{ObjectName}" will have constant input. Do not use descriptions which infer FFs with fixed input values.		
PROBLEM DESCRIPTION	Fixed input values in FF become untestable and fault detection rate drops extremely		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker scans 'always' statements that infer flip-flops and displays violation if FF signal is assigned with constant/parameter within all execution paths of the process Note: violation is displayed for the first assignment		

EXAMPLE-1: [1] flip-flop is inferred for signal "Q";

[2] signal "Q" is assigned a constant value in all execution paths => violation

EXAMPLE-2: [1] flip-flop is not inferred for signal "Q";

[2] signal "Q" is assigned with constants in all execution paths => no violation

```
always @( CLK ) begin
    if( RESET )
        Q <= 1'b0;
    else if( SET )
        Q <= 1'b1;
end
```

132 of 334

2.3.6 Do not mix FF inferences with and without asynchronous resets

STARC_VLOG 2.3.6.1

RULE NAME	Do not mix FF inference with and without asynchronous resets in the same always construct		
	Do not mix FF inferences with and without or different asynchronous set/reset signals in the same 'always' construct.		
MESSAGE	DETAIL-1	"{SignalName}" is a FF without asynchronous control.	
	DETAIL-2	"{SignalName}" is a FF with {AsyncControlsCount} asynchronous control(s).	
	Descriptions th understanding	at combine FF inference with and without asynchronous reset are misleading and the behavior becomes difficult during debug. Consider following example:	
	<pre>always @(posedge CLK or negedge RESET) begin if(!RESET) Q <= 4'b0000; else begin Q <= DATA; K <= DATA; end</pre>		
	In the example FF inference which has an asynchronous reset (for signal Q) and a FF inference without an asynchronous reset (signal K) are described in the same always construct.		
PROBLEM DESCRIPTION	Since some synthesis tools may not perform synthesis correctly, the description should be written in such a way that the always construct is divided as in following description:		
	<pre>always @(posedge CLK or negedge RESET) begin if(!RESET) Q <= 4'b0000; else Q <= DATA; end</pre>		
	<pre>always @(posedge CLK) begin</pre>		
	LEVEL	RECOMMENDATION 1	
CHECKER BEHAVIOR	Checker detects always statements which infer FFs and contain an asynchronous reset signal: – if some FF signal is not assigned in an if/case branch for asynchronous reset signal => violation		

EXAMPLE-1: [1] each of 2 bits of same signal are inferred to be FF, but only one of them has asynchronous reset => violation

			٦.
rea	[1:0] 0:	Do not mix FF inferences with and without or different asynchronous	I I
Leg		set/reset signals in the same 'always' construct.	I I
alwa	ys 🦲 (negedge CLK or negedge RESET)	begin	-
	<pre>if(!RESET) begin</pre>		
	Q[0] <= 1'b0;		
	end	$\Omega[0]$ is a EE with 1 asynchronous control(s)	
	else begin		
	<u>Q[0]</u> <= DATA1;		
	<u>Q[1]</u> <= DATA2;		
	end *	,	7
end		"Q[1]" is a FF w ithout asynchronous control.	1
			-

EXAMPLE-2: [1] two FFs are inferred by the description, both signals are reset => no violation

```
<u>always</u> @( negedge CLK or negedge RESET ) begin
     if(!RESET) begin
Q1 <= 1'b0;
          Q2 <= 1'b0;
     end
    <u>O1</u> <= DATA1;
<u>Q2</u> <= DATA2;
end
end
```

EXAMPLE-3: [1] two FFs are inferred by the description, only one signal is reset, but synchronous reset control is used => no violation

```
always @( negedge CLK ) begin
     if( !RESET ) begin
         Q1 <= 1'b0;
     end
     else begin
         <u>Q1</u> <= DATA1;
<u>Q2</u> <= DATA2;
     end
end
```

RULE NAME	Asynchronous resets are only one bit and active low specified by negedge		
	Hazardo signal(s with log	us description of asynchronous reset is detected. Asynchronous control) should be one bit only and specified by 'negedge' to avoid problems ic synthesis.	
MESSAGE	DETAIL-1	Asynchronous control "{SigName}" is active high. It is recommended to use resets that are active low and specified by negedge. Negative logic is used for asynchronous reset pins of all ASIC vendors - invert the input to match the FF in a semiconductor library.	
	DETAIL-2	Asynchronous control signal(s) ({List_Of_Signals}) is used in expression together with synchronous signal(s). It is recommended to use certain signals at asynchronous control lines. Otherwise, be unable to define the kind of reset for output circuit.	
	DETAIL-3	Asynchronous control signal(s) is used in expression together with another asynchronous control(s). It is recommended to split them between different conditional branches to avoid reset line hazards that tend to occur when logic is described at asynchronous reset lines.	
	DETAIL-4	"{SigName}" is multiple-bit asynchronous control signal. It is recommended to use one-bit signals for asynchronous control lines to avoid errors at logic synthesis stage.	
PROBLEM DESCRIPTION	All ASIC v input sho logic synt inserted in lines and	vendors use negative logic for asynchronous reset pins. So in RTL description, the reset uld be inverted to match the FF in a semiconductor library. There is no problem with hesis even if asynchronous reset is specified by posedge, however inverter cells will be nto FF reset line during ASIC layout. It is better if logic cells were not inserted in reset so all asynchronous resets should be integrated by a negedge.	
	LEVEL	RECOMMENDATION 3	
	Checker scan 'always' statements which infer flip-flops with asynchronous controls and verify conditional branch inclusive at least one asynchronous control:		
	– i	f asynchronous control is active high (sensitivity list is checking) => violation (detail-1);	
CHECKER BEHAVIOR	– i v	f asynchronous control is used in an expression with another synchronous signals => <i>v</i> iolation (detail-2);	
	– i \	f asynchronous control is used in an expression with another asynchronous signals => <i>v</i> iolation (detail-3);	
	– i	f multiple-bit signal is tested as asynchronous control => violation (detail-4).	
	Note: this violations	s checker does not trigger in cases with polarity violation (see <u>2.3.1.6</u> for polarity)	

EXAMPLE-1: [1] 'always' statement infers flip-flop with asynchronous control;

[2] synchronous control is active high => violation (detail-1).

always @(posedge CLK or posedge RESET) begin if(<u>RESET</u>)	Hazardous description of asynchronous reset is detected. Asynchronous control signal(s) should be one bit only and specified by 'negedge' to avoid problems with logic synthesis.	
Q <= 1'b0; else Q <= DATA; end	Asynchronous control "Q" is active high. It is recommended to use resets that are active low and specified by negedge. Negative logic is used for asynchronous reset pins of all ASIC vendors - invert the input to match the FF in a semiconductor library.	

EXAMPLE-2: [1] 'always' statement infers flip-flop with asynchronous control; [2] asynchronous control is used in an expression with another synchronous signals => violation (detail-2); [2] asynchronous control is used in an expression with another synchronous signals => violation

[3] asynchronous control is used in an expression with another asynchronous signals => violation (detail-3).



2.4 Latch inferences

2.4.1 Clearly distinguish a latch inference from a combinational circuit

STARC_VLOG 2.4.1.1

RULE NAME	Clearly d combinati	istinguish a latch inference from the logic in other onal circuits	
MESSAGE	Possible latch inference for {LatchSigCount} signal(s). Clearly distinguish a latch inference from the other combinational logic.		
	DETAIL	Signal "{SignalName}" is not assigned in all cases	
PROBLEM DESCRIPTION	In general, latches are very similar to the typical combinational circuits in a description. It is not easy to distinguish latches from combinational circuit => it is recommended to describe latches separately from other descriptions.		
	LEVEL	RECOMMENDATION 1	
CHECKER BEHAVIOR	Checker scans 'always' statements: – if there is latch inference and some other logic within one block => violation Note-1: see <u>2.2.1.1</u> : latches inference principles Note-2: elaboration time checking is required for cases where latch inference depends on parameter (main warning will contain instance name)		

EXAMPLE-1: [1] 'always' construct infers a latch for signal "Q";

[2] construct also contains another combinational logic (assignment to a signal "Y1" does not infer a latch) => violation;

```
      always @ ( CLK, DATA, START, G ) begin
      Possible latch inference for 1 signal(s). Clearly distinguish a latch inference from the other combinational logic.

      if ( G )
      Inference from the other combinational logic.

      V1 <= DATA | START;</td>
      Signal "Q" is not assigned in all cases

      end
```

EXAMPLE-2: [1] 'always' construct infers latches for all signals being assigned => no violation

```
always @( DATA, START, G ) begin
```

RULE NAME	Create latch only blocks and infer latches in these blocks only		
	Module "{ModuleName}" contains latchbased description mixed with other combinational logic. It is recommended to place latches in hierarchical modules and keep them separate from other descriptions to avoid the risk of generation an unintentional gated clock circuit.		
MESSAGE	DETAIL-1	Process infers latch(es) mixed with other logic. Combinational logic should be described separately.	
	DETAIL-2	Process infers pure latch(es). If latches are necessary, process could be placed in the separate hierarchical module.	
PROBLEM DESCRIPTION	If complex logic is described in a latch-inferring 'if' statement, an unintentional gated clock circuit may be generated by the logic synthesis tool. To avoid this problem, latches should be placed in hierarchical modules, and kept separate from other descriptions. Moreover, latch inference can not be easily distinguished from combinational logic and there is a risk of unintentional latch generating in this case (see <u>2.4.1.1</u>). Therefore, it is safer to use latch by instantiating appropriate module.		
	LEVEL	RECOMMENDATION 3	
	Checker s	scans modules which infer at least one latch in any process ('always' or 'assign'):	
CHECKER BEHAVIOR	i — i	f there are inferences of combinational logic (within same or other processes) => violation:	
	-	 if process infers latches mixed with another logic => detail-1; 	
	-	 if process infers pure latches => detail-2. 	
	Note: lato scanned r	hes within instantiated modules are treated as those which do not belong to currently module.	

EXAMPLE-1: [1] module infers latch in the one of processes;

[2] there is an inference of combinational logic in another process => violation (detail-2).

```
module top ( Q1, D1, G, a, b, c );
           -----
                                        Module "top" contains latchbased description mixed with other
    . . .
                        combinational logic. It is recommended to place latches in hierarchical
                                        modules and keep them separate from other descriptions to avoid the
    always @( D1 or G )
                                        risk of generation an unintentional gated clock circuit.
        if (G)
                                        Q1 <= D1;
                                       Process infers pure latch(es). If latches are necessary, process
                                        could be placed in the separate hierarchical module.
    always @*
        if ( G )
            c = a;
         else
            c = b;
```

endmodule

EXAMPLE-2: [1] module infers latch in one of process; [2] the other processes infer sequential logic => no violation.

```
module top ( G, D1, Q1, Q2 );
    . . .
    always @( D1 or G )
         if ( G )
```

_ _ _ _ _ _

endmodule

RULE NAME	Do not use latches with an asynchronous set/reset		
	{AsynchControlCount} asynchronous control signal(s) for latch "{ObjectName}" is detected. Do not use latches with asynchronous control.		
MESSAGE	DETAIL-1	Asynchronous set/reset control	
	DETAIL-2	Asynchronous reset control	
	DETAIL-3	Asynchronous set control	
PROBLEM DESCRIPTION	Latches with asynchronous set/reset are unavailable at the most of ASIC vendors lib Additionally, inference of asynchronously controlled latch depends on logic synthesis to such descriptions should be avoided as much as possible.		
	LEVEL	RECOMMENDATION 1	
	Checker scans 'always' statements that infer latches. Violation is issued if asynchronous reset/set signal is present. Following conditions are true for such a signal:		
	 it is used in the condition (ternary condition in the 'assign' construct or 'if/'case' condition) 		
	 constant/parameter is assigned to latch signal under this condition: 		
		violation (detail-1): {'x', 'z', '?'} is assigned	
DEFIXION	_ 、	violation (detail-2): '0' is assigned	
	_ ,	violation (detail-3): '1' is assigned	
	Note-1: see cl	napter <u>2.2.1.1</u> : latches inference principles	
	Note-2: when (message will	reset/set detection depends on parameter => elaboration-time checking is required contain instance name)	

EXAMPLE-1: [1] 'always' block describes latch with both asynchronous reset and set => violation;
[2] SET signal is specially omitted in the sensitivity list (synthesis tools ignore sensitivity lists and latch with asynchronous reset/set will be synthesized either with specified SET or omitted);

always @(RESET, G, SET) begin <u>if</u> (RESET) Q <= 1'b0;	2 asynchronous control signal(s) for latch "Q" is detected. Do not use latches with asynchronous control
<u>else if</u> (SET)	Asynchronous reset control
else if (G) $\underline{Q} \leq DATA;$	Asynchronous set control

end

EXAMPLE-2: [1] 'assign' describes latch with an asynchronous reset => violation

	1 asynchronous control signal(s) for latch "O" is detected. Do not use
4	latches with asynchronous control
assign $Q = ($ RESET $)?$ 1'b0 : (G $)?$ DATA	; · · · · · · · · · · · · · · · ·
	Asynchronous reset control

EXAMPLE-3: [1] parameter is equal to 'x' and it is assigned in the asynchronous control branch => violation (elab-time, detail-1 – synthesis tool can map it either to preset or clear terminal of the latch);

[2] non-constant/parameter is assigned to the latch signal in another asynchronous control branch => no violation (such description will be synthesized using multiplexer-logic)

<pre>parameter RESET_LEVEL = 1'bx;</pre>	2 asynchronous control signal(s) for latch "Q" is detected. Do not use
always @(RESET, G, SET) begin if(RESET) -	, latones with asynchronous control
Q <= RESET_LEVEL;	Asynchronous reset control
Q <= ASYNC_INP;	
else if (G) \swarrow' $\underline{Q} <= DATA;$	

end

RULE NAME	Avoid combinational feedback loops which contain latches		
	Asynchrond "{Feedback timing analy	ous feedback containing latch(es) is detected on line LineName}". Do not use feedback loops to avoid problems with vsis tools.	
	Asynchrono loops to avo	ous feedback containing latch(es) is detected. Do not use feedback bid problems with timing analysis tools.	
	DETAIL-1	Asynchronous loop propagates through combinational logic	
MESSAGE-1	DETAIL-2	Asynchronous loop propagates through combinational logic line "{LineName}"	
	DETAIL-3	Asynchronous loop propagates through {ObjectType} "{SignalName}" {PortType} input	
	DETAIL-4	Asynchronous loop propagates through submodule instance "{InstanceName}" from port "{InputPortName}" to "{OutputPortName}"	
PROBLEM DESCRIPTION	During the period when gate signal is not active, latch becomes transparent and data from the D input goes through a latch towards to the output. So, if combinational feedback loop contains a latch, it means that asynchronous loop exists.		
	Static timing analysis tools are used to analyze the circuit operation speed for large designs. Combinational circuit feedbacks carry into the effect of asynchronous feedback loop and create problems with timing analysis.		
	their behavior.		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker scar combinational – see t	hs the design hierarchy to detect feedbacks that are propagated through paths and/or latch(es): he rule $1.2.1.3$ (behavior of this checker is almost the same ^(*))	
	<i>the</i>	difference between these checkers is: 2.4.1.4 triggers only on asynchronous loop that has latches in the propagation path 1.2.1.3 triggers on any asynchronous loop	

EXAMPLE: [1] violation is reported in the detailed form: feedback propagation path is described (DETAILED_PROPAGATION_CHAIN = 1);

[2] consider the design hierarchy at the picture below;

- [3] note, that all possible paths (see 1.2.1.3) of feedback propagation are demonstrated:
 - through the submodule instance
 - through the flip-flop and latch
 - through the combinational logic line
 - through the intermediate combinational logic line



module fm754(A, B, C, CLK, FK);

```
always @( posedge CLK or negedge FK )
if( <u>!FK</u> )
```



endmodule

RULE NAME	In the same phase clock, do not use more than two layers of latches
MESSAGE	Sequence of latches that have the same clock phase with latch "{LatchName}" is detected. Connect latches so that none of the successive ones have clock signals of the same phase to avoid errors in data transfers.
	DETAIL Latch "{HierLatchName}" has the same clock phase.
PROBLEM DESCRIPTION	The use of latches should be restricted because it complicates timing analysis. But there are many cases where latches are used to solve the setup/hold time assurance problem (synchronous RAM, transmitting between asynchronous clocks). In latch-based designs, transfers are usually executed serially in clocks of different phases as shown at the picture. But note that more than two latches triggered by the same phase clock should not be connected in series. Because setup and hold time of latches connected in the sequence is not ensured in case of same enable signal. So the reason of latch usage (to solve the setup/hold time assurance problem) is not meet.
	LEVEL RECOMMENDATION 1
CHECKER BEHAVIOUR	 Checker scans design hierarchy for latches and verifies lines that are mapped to the gate pin: if there are two latches that are connected (Q -> D) in series(*) (*) combinational logic placed between latches is not considered and latches are treated as sequentially placed (series of latches) if latch enable signals are the same and have equal polarity => violation.

EXAMPLE-1: [1] if there are two latches that are connected in series;

[2] latch enable signals are the same and have equal polarity (~CLK) => violation.

```
module top( CLK1, CLK2, D, Q );
input CLK1, CLK2;
input [7:0] D;
output [7:0] Q;
assign clk_n = ~ CLK1;
dff DFF_CLK1 ( .CLK( CLK1 ), .D( bb1_clk1_out ), .Q( ff_clk1_out ) );
dff DFF_CLK2 ( .CLK( CLK2 ), .D( latch2_out ), .Q( ff_clk2_out ) );
latch LD1 ( .G ( clk_n ), .D ( ff_clk1_out ), .Q ( latch1_out ) );
latch LD2 ( .G ( clk_n ), .D ( latch1_out ), .Q ( latch2_out ) );
bb1 BB1 ( .CLK( CLK1 ), .D( D ), .Q( bb1_clk1_out ) );
bb2 BB2 ( .CLK( CLK2 ), .D( ff_clk2_out ), .Q( Q ) );
```

endmodule

//D flop-flop
module dff(CLK, D, Q);
```
input CLK, D;
    output reg Q;
    always @(posedge CLK)
         Q <= D;
endmodule
//D-latch
module latch( G, D, Q );
    input G, D;
    output reg Q;
                                      Instance "top.LD1". Sequence of latches that have the same clock phase
                                      with latch "Q" is detected. Connect latches so that none of the successive
    always @(G, D)
                                      ones have clock signals of the same phase to avoid errors in data transfers.
         if ( G )
              Q <=
                    D4
endmodule
                                                      -----
                                      Latch "top.LD2.Q" has the same clock phase.
// BB1 interface definition
module bb1 ( CLK, D, Q);
    input CLK;
    input [7:0] D;
    output Q;
endmodule
// BB2 interface definition
module bb2 ( CLK, D, Q);
    input CLK;
    input D;
    output [7:0] Q;
endmodule
                                              LD
                                                          LD
                                  FF
                                                                       FF
                                                                                                    Q
     D
                   BB1
                                                                                            8/
                                                                                  BB2
  CLK1
  (III)
  CLK2
  ന്ന്
```

2.5 Tri-state buffers

2.5.1 Create modules for tri-state buffers

STARC_VLOG 2.5.1.1

RULE NAME	Create modules for tri-state buffers			
MESSAGE-1	Module "{ModuleName}" contains tristate inference mixed with other logic. Create a simple hierarchical module without any other logic to separate the tri- state descriptions from other code to avoid inconsistencies with timing analysis tools.			
	DETAIL	Tri-state buffer is inferred.		
MESSAGE-2	Module "{N signals. Des	Module "{ModuleName}" contains inferences of tri-state buffers from different signals. Describe different tristates in separate hierarchical modules.		
	When tri-state require timing in a hierarchic created and th	buffers are used in the description, there are cases where paths, which do not analysis, are analyzed. To avoid this problem, the tri-state buffer should be made and delays for it should be specified. A tri-state buffer module should be nen instantiated as shown in the picture below.		
PROBLEM DESCRIPTION	enb1	1) Create hierarchical module for tristate buffer 2) Instantiate module with description of tri-state buffer enb1 tri-mod1 tri-Duc Logic B top enb2		
	The following	order is recommended for synthesis of design containing tri-state buffers:		
	1. compile the tri-state buffer block by itself first;			
	before synthesis of the design, specify input and output delays of the tri-state that become a gate;			
	3. syntł	nesize the design.		
	LEVEL	RECOMMENDATION 3		
	Checker scan	s each module for tri-state inferences:		
	 if single tri-state is described along with any other non-tri-state logic or/and combinational logic on tri-state output => violation (message-1); 			
BEHAVIOR	– if mu mem	Itiple tri-state buffers are described (tri-states inferred from signals that are not ubers of single vector) => violation (message-2);		
	– if m coml	ultiple tri-state buffers are described along with non-tri-state logic or/and pinational logic on tri-state(s) output => violation (message-1 + message-2).		

EXAMPLE-1: [1] module contains tristate inference;

[2] module also contains FF inference;

[3] FF output is connected to tristate input => violation (message-1).

```
Module "top" contains tristate inference mixed with other logic. Create
module top ( din, enb, clk, dout );
   input din, enb, clk;
                                 tri-state descriptions from other code to avoid inconsistencies with
   output dout;
                                 timing analysis tools.
   reg tmp;
   wire wtmp;
   always @ (posedge clk)
       tmp <= din;
                                  _____
   assign wtmp = tmp;
                   _____ Tri-state buffer is inferred.
                                                  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
   assign dout = enb ? wtmp : 1'bz;
```

endmodule

EXAMPLE-2: [1] module contains tristate inference for different signals => violation (message-2).

```
module top (in1, in2, in3, in4, enb, dout1, dout2);
input in1, in2, in3, in4, enb;
output [1:0] dout1;
output [1:0] dout2;
assign {dout1, dout2} = enb ? {in1, in2, in3, in4} : 4'bz;
```

endmodule

EXAMPLE-3: [1] module contains tristate inference along with another logic; [2] combinational logic is connected to the inputs of the tristate => no violation.

```
module top (in1, in2, enb1, enb2, dout);
input din1,din2,enb1,rnb2;
output dout;
assign dout = ( enb1 | enb2 ) ? ( din1 & din2 ) : 1'bz;
```

endmodule

RULE NAME	Do not describe logic in conditional expressions to infer tri-state		
MESSAGE-1	Logic is detected at the control input of tri-state "{ThreeStateName}". It is recommended to describe only simple scalar signals in conditional expressions for tri-state inferences to avoid malfunctions during the logic synthesis.		
MESSAGE-2	Control input of tristate "{ThreeStateName}" is signal, that is driven by logic. It is recommended to describe only simple scalar signals in conditional expressions for tri-state inferences to avoid malfunctions during the logic synthesis.		
PROBLEM DESCRIPTION	Logic should not be described at the control of tri-state because there is a risk that the output is not able to be turned on and off with the proper timing due to potential changes to the logic sequence in logic synthesis. If a hazard enters the tri-state buffer selector signal logic, the output will collide with other output drives which could cause malfunctions or increase power consumption. Vector control is treated as logic too, because logic is synthesized to transform vector signal to one-bit tri-state control Therefore, use only simple scalar signal names in the tri- state buffer selection signal.		
	LEVEL RECOMMENDATION 2		
	Checker scans conditional statements of if / case / ternary constructs that infer tri-state buffers:		
	 if conditional expression contains any logic 		
	 expression contains arithmetic / logical operators or it is a vector => violation (message-1) 		
CHECKER BEHAVIOR	 expression contains simple signal, but it is driven by another logic => violation (message-2) 		
	Checker scans built-in primitives (bufif0, bufif1, notif0, notif1):		
	 if parameter which corresponds to control signal contains any logic => violation (same requirements for displaying message-1 or message-2) 		
	Note-1: buffers and inverters are not considered as logic		
	Note-2: when two types of violation (with same tri-state) occurs in single case => only one violation (message-1)		

EXAMPLE-1: [1] 'if' construct infer tri-state;

[2] selection expression contains logical operator => violation (message-1)

```
Logic is detected at the control input of tri-state "out1". It is
always @ (enb1 or enb2 or in1)
                                                    recommended to describe only simple scalar signals in conditional
     if ( <u>enb1 & enb2</u> ) ←---
                                                    expressions for tri-state inferences to avoid malfunctions during the
         out1<=1'bz;
                                                    logic synthesis.
     else
          out1<=in1;</pre>
```

EXAMPLE-2: [1] 'if' construct infer tri-state;

out1<=1'bz;

[2] selection expression contains simple signal, but it is driven by another logic => violation (message-2)

```
always @ (enb1 or enb2 or in1)
    begin
                                                   Control input of tristate "out1" is signal, that is driven by logic. It is
          enb <= enb1 & enb2;
                                                   recommended to describe only simple scalar signals in conditional
         if ( <u>enb</u> )
              out1<=in1;
          else
```

```
expressions for tri-state inferences to avoid malfunctions during the
logic synthesis.
```

```
end
```

EXAMPLE-3: [1] built-in primitives bufif0 is used;

[2] parameter which corresponds to control signal is vector, but it is truncated when instantiated => no violation

```
module top (..., enb1, ...);
    ...
    input [1:0] enb1;
    bufif0 Buff1 ( out1, in1, enb1 ) ;
    ...
endmodule
```

RULE NAME	Specify up to five tri-state buffer connectors at most					
MESSAGE	{ObjectClass} Output dr {TRISTATE_D	"{ObjectName}" is driven ivers connected to RIVER_COUNT} or less to a	by {ThreeSta tri-state avoid heavily lo	teCount} tri buses bading.	-state buffers. should be	
	DETAIL T	ri-state driver is detected.				
PROBLEM DESCRIPTION	In the case of a net with many connections and when connecting long distance with bidirectional buses, the current layout tools tend to drastically increase wire area. Even if it seems to be possible using of a shorter wire, the tools significantly increase the wire area. For performance purposes it is highly recommended to design single-direction wires, without a bidirectional bus which usually has a heavy load. Circuit overheat danger also occurs if all tri- states become enabled in the same time. When it is necessary to use a bidirectional bus, output drivers count connected to the tri-state bus should be five or less. This should avoid allowing the bidirectional bus to become heavily loaded.		heavily loaded r of connected grows up			
	LEVEL R	ECOMMENDATION 2				
	Checker verifies	object's drivers:				
CHECKER BEHAVIOR	 if object has multiple tri-state drivers: 					
	 if tri-states count is greater then TRISTATE_DRIVER_COUNT => violation. 					
	Note-1: parameter TRISTATE_DRIVER_COUNT value is defined in configuration file (default value is 5).					
	Note-2: {ObjectClass} is defined by the following table:					
		{Object	tClass}			
		module port of 'output' mode	Module out	put port		
		module of 'inout' mode	Module inc	out port		
		net	Wire	;		

EXAMPLE-1: [1] consider an example shown at the picture below;

[2] all described tri-states considered as directly connected to the bus which spans over hierarchy;[3] top level module output has 5 tri-state drivers connected from instances and tri-state described

at the top level => violation;

[4] second instance contains two tri-state connected to the same output and two tri-state outputs come from first instance => violation.

module top (data1, data2, data3, data4, data5, data6, enb1, enb2, enb3, enb4, enb5, dout);

input data1, data2, data3, data4, data5, enb1,enb2,enb3,enb4,enb5;
output dout;
wire net1;



Instance "top". Module output port is driven by 5 tri-state buffers



RULE NAME	Do not connect two or more outputs other than tri-state buffers even under the same conditions			
MESSAGE	{ObjectClass} "{ObjectName}" is driven by {DriverCount} non-tri-state drivers. Two or more output drivers other than tri-state ones should not be used in the RTL description.			
	DETAIL	Non-tri-state driver is detected.		
PROBLEM DESCRIPTION	To strengthen the drive capacity of the output, the two cells of BUF, INV or AND, etc. are sometimes connected simultaneously to the same net. Such an adjustment should be done during layout stage, and the descriptions which connect two or more output drivers other than tristate ones should not be included in the RTL model.			
	LEVEL	RULE		
CHECKER BEHAVIOR	Checker verifies object drivers: – if object has multiple non-tri-state drivers => violation Note: for {ObjectClass} table see <u>2.5.1.4</u> .			

EXAMPLE-1: [1] consider an example shown at the picture below;

[2] all non-tri-states drivers considered as directly connected to the common bus bus which spans over hierarchy and is analyzed at each hierarchy level;

[3] top level module output has 3 non-tri-state drivers connected from instances and from the top module input => violation;

[4] first instance ("mul_connect") contains two inputs directly connected to the same output => violation;

[5] second instance ("mul_connect_tri") contains two tri-state connected to the same output and multiconnection of two non-tri-state outputs come from first instance => violation.

module top (in1, in2, in3, in4, in5, enb1, enb2, glbl_out);

<pre>input in1, in2, in3, in4, in5, enb1,</pre>	enb2;	
<pre>wire mul_out; </pre>	Module output port "glbl_out" is driven by 3 non-tri-state drivers. Two or more output drivers other than tri-state ones should not be used in the RTL description.	
<pre>mul_connect (in1(in1), .in2(in2),</pre>	.mul_out1(net1));	
mul_connect_tri mul_connect_tri (.i .i	nl(in3), .enbl(enbl), .in2(in4), .enb2(enb2), n3(mul_out), .mul_tri_out(<u>glbl_out</u>));	
assign glbl out = in5; -	Non-tri-state driver is detected.	
ndmodule	Non-tri-state driver is detected.	

e



RULE NAME	inout should not directly be connected to input/output				
MESSAGE-1	Inout port "{ObjectName}" should not be directly connected to input port "{PortName}".				
MESSAGE-2	Inout port "{ObjectName}" should not be directly connected to output port "{PortName}".				
	Do not connect a port declared as inout to ports with direct input or output declarations. Paths that do not exist in the RTL description are generated after logic synthesis is performed, and inconsistencies will occur in simulation results in RTL and at the gate level.				
	LEVEL RULE				
MESSAGE3	Submodule output port "{OutputPortName}" is driven by input port "{InputPortName}". Avoid meaningless port connections.				
MESSAGE4	Submodule output port "{OutputPortName}" is driven by constant. Avoid meaningless port connections.				
MESSAGE5	Submodule output port "{OutputPortName}" is driven by expression. Avoid meaningless port connections.				
PROBLEM DESCRIPTION	Connections of an input port, a constant or an expression is meaningless, but could be made by a mistake. Such connections lead to unexpected design behavior and should be avoided. Note: this extension is added by Aldec, Inc.				
	LEVEL RECOMMENDATION 1				
CHECKER BEHAVIOR	<pre>1) Checker scans description for assignments from input port to inout:</pre>				

EXAMPLE-1: [1] input is assigned to the inout throw the temporary signals => violation (message-1)

module top (in, io, out);

```
input in;
inout io;
output out;
```

```
wire w;
assign io < w;
assign w = in;
assign out = in;</pre>
```

endmodule

. . .

EXAMPLE-2: [1] inout is directly assigned to output port => violation (message-2)

```
module top (clk, din, dout);
input clk;
inout din;
output reg dout;
always @ (posedge clk)_______ |nout port "din" should not be directly connected to output port "dout".
dout = din;
```

endmodule

EXAMPLE-3: [1] if input port drives output port => violation (message-3);

[2] expression is connected to output port => violation (message-5).

```
module top( I1, I2, O1, O2 );
    input [3:0] I1, I2;
    output [3:0] 01, 02;
    sub instance 1 (
        .I1(0),
.I2(I2),
                                                                    Submodule output port "O1" is driven by input port "I1". Avoid
        .<u>01(I1)</u>, ← -
                                            meaningless port connections.
         .02(01)
    );
    sub instance_2 (
                                                                      _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
        .I1(0),
                                          ___ Submodule output port "O1" is driven by expression. Avoid
        .12(12),
        .<u>01(I1&I2)</u>, ---
                                            meaningless port connections.
                                                                         _____
         .02(02)
    );
```

endmodule

```
// Submodule declaration
module sub( I1, I2, 01, 02 );
input [3:0] I1, I2;
output [3:0] 01, 02;
...
```

endmodule

RULE NAME	Tri-state output should not be used in a conditional expression of an if statement		
MESSAGE	Signal "{SignalName}" is driven by the output of tri-state. It is not recommended to use tri-state signals for conditional expression of 'if' statements.		
PROBLEM DESCRIPTION	For tri-state signals, propagation of 'x' should be considered in order to match simulation resin RTL and gate level. When a signal value that includes 'z' is used in a conditional expression if statements, else item is executed. Normally, value 'z' becomes an 'x' after passing through logic gate, but in this case it becomes a fixed value. Therefore, inconsistencies can o between RTL and gate level with the propagation of 'x'. Avoid using tri-state signals conditional expression of if statements.		
	LEVEL	RECOMMENDATION 2	
CHECKER BEHAVIOR	Checker detects all tri-states in the module: - if tri-state output is described in the conditional expression of 'if' statement violation		

EXAMPLE-1: [1] tri-state is inferred by built-in primitive 'notif1';

[2] tri-state output is described in the conditional expression of 'if' statements => violation

```
notif1 Buff1 (out1,in1,enb);
```

always @ (out1)

RULE NAME	Tri-state output should not be used in a selection expression of a case statement that is not assigned 'x' as the default clause		
MESSAGE-1	Signal "{ThreeStateSignalName}" is driven by the output of tri-state whereas 'default' clause is not specified. If it is necessary to use tri-state output in 'case' selection expression, assign 'x'-es in the 'default' clause to enable 'z'-value propagation.		
MESSAGE-2	Signal "{ThreeStateSignalName}" is driven by the output of tri-state whereas all signals are assigned with 'x'-es in the 'default' clause. If it is necessary to tri-state output in 'case' selection expression, assign 'x'-es in the 'default' cla to enable 'z'-value propagation.		
	DETAIL	Signal "{SignalName}" is not assigned with 'x'(-es) in 'default' clause.	
PROBLEM DESCRIPTION CHECKER BEHAVIOR	For tri-state signals, propagation of 'x' should be considered in order to match simulation results in RTL and gate level. When a tri-state signal is entered in a selection expression of a case statement that is not assigned 'x' in the default clause, 'x' is not propagated. Avoid using tri-state signals for selection expression of case statements.		
	LEVEL	RECOMMENDATION 2	
	Checker detec – if any –	cts all tri-states in the module and scans description for 'case' statements: y signal is assigned under control of tri-state output from 'case' branch if there is no 'default' clause => violation (message-1) if 'default' clause is specified, but not all signals are assigned 'x'-es within the clause => violation (message-2)	

EXAMPLE-1: [1] signal is assigned under control of tri-state output from 'case' branch;

[2] there is no 'default' clause at the 'case' statement => violation (message-1)

EXAMPLE-2: [1] signal is assigned under control of tri-state output from the 'case' branch; [2] 'default' clause is specified, but one bit of the signal is assigned with 'x'-es within the clause =>

```
violation (message-2)
```

```
reg [1:0] out2, tmp1, tmp2;
always @(in1 or enb)
                                                 Signal "out1" is driven by the output of tri-state whereas not all
    out1 <= enb ? in1 : 1'bz;</pre>
                                                 signals are assigned 'x'-es in the 'default' clause. If it is necessary to
always @ (out1)
                                                  use tristate output in 'case' selection expression, assign 'x'-es in the
                                                  'default' clause to enable 'z'-value propagation.
    case (out1)
         0: out2 <= tmp1;
                                                   _ _ _ _
                                                                     _ _ _ _ _
         default: out2[0] <= 1'bx; </pre>
Signal "out2[1]" is not assigned 'x'(-es) in 'default' clause.
         1: out2 <= tmp2;
    endcase
```

RULE NAME	Tri-state output should not be entered in the selection expression of casex or casez statements		
MESSAGE	Selection "{ThreeStat description difficulties	expression of 'casex(z)' statement contains signal eSignalName}" that is driven by the output of tri-state. Such is recognized as don't care and should not be used to avoid with 'x'-value propagation.	
PROBLEM DESCRIPTIONWhen tri-state output is entered in a selection expression of 'casex' or 'casez' state recognized as don't-care and it is difficult to propagate 'x'. Tri-state output should no selection expression of 'casex' and 'casez' statements.		e output is entered in a selection expression of 'casex' or 'casez' statements, 'z' is don't-care and it is difficult to propagate 'x'. Tri-state output should not be used for ession of 'casex' and 'casez' statements.	
	LEVEL	RECOMMENDATION 2	
CHECKER BEHAVIOR	Checker deter	cts all tri-states in the module:	
	state	ments => violation	

EXAMPLE-1: [1] case statement infer tri-state;

[2] tri-state output is described in the selection expression of 'casez' => violation

case (enb)
 0: out2<=in1;
 1: out2<=1'bz;
 default:out2<=1'bx;
endcase
casez(out1)
 3'b000: out2<=in1;
 3'b011: out2<=1'b1;
 default: out2<=1'bx;
endcase</pre>
Selection expression of 'casex(z)' statement contains signal "out2"
that is driven by the output of a tri-state. Such description is
 "recognized as don't care and should not be used to avoid difficulties
 with 'x'-value propagation.

2.5.2 Consider high-impedance propagation in tri-state buses

STARC_VLOG 2.5.2.1

RULE NAME	Create a block for a tri-state buffer and a block for an input cell connected directly from a bidirectional bus				
	Inout port "{PortName}" is directly connected to control line(s). Create a block for an input cell that is connected directly from a bidirectional bus to prevent 'x' propagation.				
MESSAGE	DETAIL-1	Inout port is directly connected to {PortType} input of {ObjectType} "{ObjectName}".			
	DETAIL-2	Inout port is directly connected to select input of multiplexer.			
PROBLEM DESCRIPTION	Bidirectional buses with tri-state buffers may become 'z' momentarily. In that case, RTL code is optimized to block the propagation of 'z' by additional logic. Consequently, the RTL simulation result and the synthesized gate level simulation result may differ. For example (see the picture below), a circuit description using an AND gate to control propagation is added to prevent 'z propagation in the RTL. As a result of synthesis however, the logic circuit containing the AND gate is optimized, the logic for preventing 'z' propagation is changed to OR, and propagation of unknown value 'x' may occur, without 'z' propagation being prevented. Since the logic connected to the control signal may be changed as a result of optimization, some problems may occur Therefore, it is necessary to separate the description of this logic from the tri-state bus description, as well as from the description of the tri-state bus readers, by encapsulating this logic into its own separate module. This should prevent risky synthesis optimization.				
	LEVEL	RECOMMENDATION 2			
CHECKER BEHAVIOR	Checker scans - if por - a - a - a - and i - and i - t	s 'inout' ports: t is connected to: clock input and asynchronous control inputs of FF; asynchronous control inputs of latch; enable input of a tri-state; select input of MUX; f the port is connected: directly (including the connection through instances, buffers and inverters) => violation through combinational logic on the same hierarchy level (*) with the port => violation (*) to be on the same hierarchy level means to be described in the same module where 'inout' port is declared: - logic on the same hierarchy level:			

 logic on another hierarchy level: Image: specific text of the specific text of the specific text of the specific text of tex of text of text of text of text of text of tex of text of tex o	RULE NAME	Create a bloc connected dire	k for a tri-state but ectly from a bidirect	ffer and a block for ional bus	an input cell
Vote-1: in case of violation per multiplexer – detail-2 is displayed. Note-1: in case of violation per multiplexer – detail-2 is displayed. Note-2: possible values for {ObjectType} and {PortType} strings: {PortType} {ObjectType} {PortType} FF asynchronous reset asynchronous set clock enable		- <i>l</i> og	gic on another hierarchy leve	əl:	
Note-1: in case of violation per multiplexer – detail-2 is displayed. Note-2: possible values for {ObjectType} and {PortType} strings: {ObjectType} {PortType} {ObjectType} {PortType} FF enable FF asynchronous reset clock clock			and_m	od FF	
Note-2: possible values for {ObjectType} and {PortType} strings: {ObjectType} {PortType} enable asynchronous reset FF asynchronous set clock enable		Note-1: in case of vie	olation per multiplexer – deta	ail-2 is displayed.	
{ObjectType} {PortType} enable asynchronous reset FF asynchronous set clock enable		Note-2: possible value	ues for {ObjectType} and {Po	ortType} strings:	7
FF enable asynchronous reset asynchronous set clock enable			{ObjectType}	{PortType}	
FF asynchronous reset asynchronous set clock enable				enable	-
clock enable				asynchronous reset	-
clock enable				asynchronous set	-
enable				clock	-
				enable	-
latch asynchronous reset			latch	asynchronous reset	-
asynchronous set				asynchronous set	-
tri-state buffer enable			tri-state buffer	enable	-

EXAMPLE-1: [1] consider the picture below;

[2] 'inout' port is connected directly to select input of MUX => violation.

```
module top (clk1, clk2, sel, d, q);
input clk1, clk2, d;
inout sel;
output reg q;
wire sel_clk;
assign sel_clk = sel ? clk1 : clk2;
always @ ( posedge sel_clk )
q <= d;
endmodule</pre>
```



2.6 always construct description that takes circuit structure into account

2.6.1 Describe taking the circuit structure into account

STARC_VLOG 2.6.1.2

RULE NAME	Use intermediate variables when the same logic is used in more than two places		
MESSAGE	The same selection condition ({SelCondition}) is detected {ExpressionsCount} times in different conditional statements. Use intermediate variables to share the same logic between different constructs to avoid generation of the same logic several times with logic synthesis tools.		
	DETAIL	Exactly the same selection condition is detected.	
PROBLEM DESCRIPTION	To decrease the number of output signals in one always construct, selection conditions we exactly the same contents are described in two or more always constructs. This logic should shared using an intermediate variable, except for simple logic. Especially, when using arithmetic operator with 5 or more bits or a relational operator for conditional expressions - logic synthesis tool may not share it. By describing it twice in two always constructs, the area be doubled in size. Therefore, equal logic should be used with caution. It is recommended assign the shared logic output to an intermediate variable, and then use it in both processes.		
	LEVEL	RECOMMENDATION 2	
	Checker verifies conditional expressions from 'if' and ternary conditional statements within current module:		
CHECKER BEHAVIOR	 if there are two and more equal conditional expressions within different statements => violation 		
	Note-1: context for the rule is following: 'always' statements, continuous assignments and module instantiations.		
	Note-2: comm	utative operators are considered properly: &&, , +, *, ==, !=, ==, !==, &, , ^ (for	
	example: expr	essions 'a && b' and 'b && a' are equal).	

EXAMPLE-1: [1] there are two equal conditional expressions within different statements => violation. Note: operator "|" is commutative.

always @(*) begin if (<u>ctrl1 ctrl2</u>)*	The same selection condition (ctrl1 ctrl2) is detected 2 times in different conditional statements. Use intermediate variables to share the same logic betw een different constructs to avoid generation of	
end	the same logic several times with logic synthesis tools.	i.
assign tmp = (<u>ctrl2 ctrl1</u>) ? ← -	Exactly the same selection condition is detected.	1

EXAMPLE-2: [1] there are two equal conditional expressions within the same statement => no violation.

RULE NAME	The number of signal outputs from one always construct should be five or less, if possible. The number of outputs should be limited to 15 at most		
MESSAGE-1	'always' construct has {OutputsCount} outputs. The number of signal outputs from one 'always' construct should be {OUTPUTS_RECOMMENDED} or less, if possible.		
MESSAGE-2	'always' construct has {OutputsCount} outputs. The number of signal outputs from one 'always' construct should be limited to {OUTPUTS_MAX} at most.		
MESSAGE-3	Number of 'always' construct outputs exceeds recommended one. The number of signal outputs from one 'always' construct should be {OUTPUTS_RECOMMENDED} or less, if possible.		
MESSAGE-4	Number of 'always' construct outputs exceeds maximum recommended one. The number of signal outputs from one 'always' construct should be limited to {OUTPUTS_MAX} at most.		
PROBLEM DESCRIPTION	It is not recommended to describe too many output signals in a single always construct. possible, five or less is recommended. If such restriction cannot be kept the number of output should be limited to 15 at most. However, it is not problematic to describe any number (numerous) descriptions within the same always construct without any logic or signals whice generate the same logic. RTL descriptions must be checked when unintended simulation results are obtained. If the outp signal structure of each always construct is understood, descriptions that consider the circu		
	LEVEL RECOMMENDATION 3		
	Checker counts the number of signals assigned (with blocking or non-blocking assignment type) in the synthesized 'always' construct:		
	– if COUNT_OUTPUT_NUM = "1"		
	 if number is greater than OUTPUTS_RECOMMENDED => violation (message-1); 		
	 if number is greater than OUTPUTS_MAX => violation (message-2); 		
	– if COUNT_OUTPUT_NUM = "0"		
	 if number is greater than OUTPUTS_RECOMMENDED => violation (message-3); 		
	 if number is greater than OUTPUTS_MAX => violation (message-4) 		
	Context:		
CHECKER	 for edge-controlled always, signal is treated as output if it is: 		
BEHAVIOR	 output port of a module 		
	 read before assignment 		
	– read in another process		
	 for level-controlled always, signal is treated as output if it is: 		
	 Output port of a module read is created and it is an assignment with logic or incide a statement 		
	– Tead in another process and it is an assignment with logic of inside a statement Note-1: when vector is assigned only hits treated as output are counted		
	Note-2: bits of vector defined as outputs are compacted to slices if they are consecutive and every slice is counted as separate output.		
	Note-3: values of parameters OUTPUTS_RECOMMENDED and OUTPUTS_MAX are defined in configuration file (default values are 5 and 15 respectively).		

EXAMPLE-1: [1] number of outputs from the first 'always' construct exceeds OUTPUTS_RECOMMENDED parameter value;

[2] parameter COUNT_OUTPUT_NUM is set to 1 => violation (message-1);

[3] number of outputs from the second 'always' construct is equal to OUTPUTS_RECOMMENDED parameter value => no violation.

Note: parameter OUTPUTS_RECOMMENDED is set to 2 to simplify the example.

```
module top(clk,d1,d2,d3,in1,in2,in3,in4,q1,q2,q3);
input clk,d2,d3,in1,in2,in3,in4;
```

```
input [1:0] d1;
output reg [1:0] q1;
output reg q2,q3;
reg tmp1,tmp2,tmp3,sel,en;
                                             'always' construct has 3 outputs. The number of signal outputs from
                              _ _ _ _ _ _ _ _ _ _ _ _ _
           _____
                                           one 'always' construct should be 2 or less, if possible.
always @( posedge clk )
     begin
          q2 <= en ? d2 : d3; //module output
en <= sel 2 :
          q1 <= d1;
                                            //module output
          en <= sel ? tmp1 : tmp2; //signal is read before assignment</pre>
     end
//green comments mark signals not treated as process outputs
always @(*)
     begin
                                 //module output
//signal is read in another process and assigned with logic
          q3 = in1 + in2;
           sel = in1 | in2;
           tmp1 = in3; //signal is read in another process but assigned without logic
tmp2 = in4; //signal is read in another process but assigned without logic
           tmp2 = in4; //signal is read in another process but assigned without logic
tmp3 = in1 * in2; //signal is neither a port, nor read in another process
     end
```

endmodule

RULE NAME	The number of lines in an always construct should be up to 20. 2000 lines at most.		
MESSAGE-1	'always' statement has "{LinesCount}" lines. Recommended number of lines is {MAX_LINES_RECOMMENDED} or less with the exceptional case of {MAX_LINES_ALLOWED} at most.		
PROBLEM DESCRIPTIONOne always construct should be a single execution unit and should not contain a large nu lines. The logic size to be generated is not in proportion to the number of lines in an construct. However, the number of lines should be 300 or less with the exceptional case at most to increase description readability.		ys construct should be a single execution unit and should not contain a large number of e logic size to be generated is not in proportion to the number of lines in an always . However, the number of lines should be 300 or less with the exceptional case of 2000 o increase description readability.	
	LEVEL	RECOMMENDATION 3	
MESSAGE-2	'always' statement has "{LinesCount}" lines. The number of lines should be limited by {MAX_LINES_ALLOWED}.		
PROBLEM	If describ should be	ing large number of lines in one 'always' construct can not be avoided the number 2000 at most.	
DESCRIPTION	LEVEL	RULE	
CHECKER BEHAVIOR	 Checker detects number of lines in an 'always' statements by following subtraction: "SourcePointer(last token in an 'always' statement) - SourcePointer('always' keyword) + 1": if number of lines is greater than MAX_LINES_RECOMMENDED and less than MAX_LINES_ALLOWED parameter => violation (message-1); if number of lines is greater than parameter MAX_LINES_ALLOWED=> violation (message-2). Note: values of parameters MAX_LINES_RECOMMENDED and MAX_LINES_ALLOWED are specified in configuration file (300 and 2000 by default). 		

EXAMPLE-1: [1] 'always' statement has 7 lines;

[2] the number is greater than MAX_LINES_RECOMMENDED parameter value => violation (message-1).

Note: MAX_LINES_RECOMMENDED parameter value is set to 5 to simplify the example.

2.6.2 Avoid defining multiple output signals in a single always construct

STARC_VLOG 2.6.2.1

RULE NAME	Do not describe more than one if or case in one always construct		
	Do not describe more than one 'if' statement or 'case' statement in a single 'always' block		
	DETAIL-1	'if' statement in the 'always' block	
MESSAGE	DETAIL-2	'if' statement in the same 'always' block	
	DETAIL-3	'case' statement in the 'always' block	
	DETAIL-4	'case' statement in the same 'always' block	
PROBLEM	Following exa	mple describes a complex 'always' statement:	
DESCRIPTION	always @(SEL or X_IN or Z_IN) begin	
	II (SE TME	<pre>DIOCK(1)DIOCK(1)DIOCK(1)</pre>	
	else TME	STORAGE = X IN Z IN;	
	LO_B =	TMP_STORAGE[31];	
		EG = 1'b0;	
	else Z F	EG = 1'b1;block (4)	
	if(LC	D = 1 b1 & Z REG = 1 b0)	
	else	101, block (5)	
	X_REG = 1'b0; R REG = TMP STORAGE[30:0];		
	end This description		
	This description mixes several 'if' constructs and the following is a set of "minor" disadvantages:		
	 debugging efficiency is extremely low 		
	 it is very easy to make a mistake 		
	And the following is a possible and very important mistake:		
	 unnecessary priority circuit can be generated. The reason is: 		
	- 'always' block contains description of the sequential process. Signal assigned at block (2) and block (3) are used in the conditional expression if the 'if' statement at the block (4) => blocks (2) and (3) have to be executed before block (4). It is evidently, that execution order is unimportant for (2) and (3). But a priority circuit may be generated to maintain such parallel operations described within a sequential block		
	Therefore, descriptions using multiple 'if' or 'case' statements must not be used in order to avoid the problems described above. It is much better to write the same code using separate blocks:		
	<pre>assign LO_B = TMP_STORAGE[31];</pre>		
	assign R_REG = TMP_STORAGE[30:0]		
	block (2)		
	if(SEL) TMP_STORAGE = X_IN & Z_IN;		
	else TME end	STORAGE = X_IN Z_IN;	
	always @(if(TM	TMP_STORAGE) begin 	

	Z_R else Z_R end always @(if(LC X_R else X_R end	EG = 1'b0; EG = 1'b1; LO_B or Z_REG) B == 1'b1 && Z_REG == 1'b0) EG = 1'b1; EG = 1'b0;
	LEVEL	RULE
CHECKER BEHAVIOR	Checker restri – follow – t – t – t – t following – wit	cts usage of more than one 'if/'case' statement in the single 'always' block: ving descriptions violate the rule: wo or more 'if' statements in the same scope wo or more 'case' statements in the same scope if' and 'case' in the same scope blowing descriptions do not violate the rule: one 'if' inside an 'if'/'case' branch one 'case' inside an 'if/'case' branch of violation first 'detail' is displayed without the word "same" (1, 3), whereas all h word "same" (2, 4)

EXAMPLE-1: [1] 'always' block contains multiple (3) if statements in the same scope => violation;

[2] 1st 'if' statement at global scope of the 'always' block contains embedded 'if' => no violation (it is single within scope of the 1st 'if')



EXAMPLE-2: [1] 'always' block contains both 'if' statement and 'case' statement in the same scope => violation;
[2] 1st 'case' branch contains embedded 'if' => no violation (it is single within scope of the 1st 'case' branch)

```
Do not describe more than one 'if' statement or 'case' statement in a
single 'alw ays' block
i'b1: begin
TMP_STORAGE = X_IN & Z_IN;
if( X_IN == 1'b1 )
INTERNAL = 1'b1;
else
```

```
INTERNAL = 1'b0;
end
1'b0: TMP_STORAGE = X_IN | Z_IN;
endcase
if( TMP_STORAGE[7:0] == 8'b00001111 )
        Z_REG = 1'b0;
else
        Z_REG = 1'b1;
and
```

end

STARC_VLOG 2.6.2.2

RULE NAME	Signals assigned in always construct should not be described on the sensitivity list in the same always construct	
MESSAGE	Sensitivity I same 'alway	ist of the 'always' block contains signals which were assigned in the /s' block.
	DETAIL	Sensitivity list signal "{SignalName}" is assigned.
PROBLEM	If signal is as construct is e avoided.	signed in always block and included in sensitivity list it may mean that the always xecuted repeatedly and limitless. Such description is hazardous and should be
	LEVEL	RULE
CHECKER BEHAVIOR Checker verifies signals assigned in the synthesized always block or mapped to an output of task, called from this always block: – if any of signals is defined in sensitivity list of current always block => violation		es signals assigned in the synthesized always block or mapped to an output/inout from this always block: / of signals is defined in sensitivity list of current always block => violation

EXAMPLE-1: [1] sensitivity list signal is assigned in the always block => violation

```
      always
      @( in1, in2, in3, tmp ) begin
      Sensitivity list of the 'alw ays' block contains signals which were assigned in the same 'alw ays' block.

      out1 = in1 & in2 & in3;
      assigned in the same 'alw ays' block.

      tmp = in1 ^ in2 ^ in3;
      Sensitivity list signal "tmp" is assigned.

      end
      Sensitivity list signal "tmp" is assigned.
```

EXAMPLE-2: [1] signal bit is included in sensitivity list another bit of the same signal is assigned in the always block => no violation

always @(in1, in2, tmp[1]) begin

tmp[7] = in1 & in2 ^ tmp[1];

end

2.7 if statements

2.7.1 if statements create prioritized circuits

STARC_VLOG 2.7.1.3

RULE NAME	if statement in combinational circuit ends with else (not with else if)		
MESSAGE	When describing combinational circuits using 'always' construct, 'else' item should be used at the end of the 'if' statement to avoid generation of erroneous latches.		
	When combin 'else' item at e	ational circuit is described with an 'always' construct, it is recommended to use and of 'if statement. It helps to avoid generation of latches.	
DESCRIPTION	LEVEL	RECOMMENDATION 1	
CHECKER BEHAVIOR	Checker scans 'always' statements that describe combinational logic: – each 'if' statement should contain 'else' item at the end Note: for this case, combinational 'always' statements are such 'always' statements that described without edges in the sensitivity list		

EXAMPLE-1: [1] 'always' statement contains 'if' statement without 'else' item (latch is inferred) => violation

always ((DATA or G or DATA) begin When describing comb	When describing combinational circuits using 'always' construct,	1
Q = DATA;	else item should be used at the end of the ir statement to avoid	
end	generation of erroneous latches.	į.

EXAMPLE-2: [1] combinational 'always' contains 'if'-'else if' statement => violation; [2] 'else if' branch contains embedded 'if' statement without an 'else' item => violation



2.7.2 Reduce conditional expressions of *if statements* with the same contents

STARC_VLOG 2.7.2.1

RULE NAME	Reduce c contents	conditional expressions of if statement with the same
MESSAGE	Branches subexpress designate c	of the 'if' statement contain {NumberOfBranches} equivalent ions: "{Subexpression}". Reduce the comparison logic to clearly omparison priorities.
	DETAIL	Duplicated subexpression: "{Subexpression}"
PROBLEM DESCRIPTIONConditional expressions with the same contents generate expression. Typically, they are optimized during the struc size of initially synthesized circuits is quite big and perform with same contents should be avoided.		pressions with the same contents generate compare circuits for each conditional ypically, they are optimized during the structuring process of logic synthesis, but <i>v</i> synthesized circuits is quite big and performance drops. Conditional expressions itents should be avoided.
	LEVEL	RECOMMENDATION 1
Checker scans expressions in the conditional branches of 'if' statements:		s expressions in the conditional branches of 'if' statements:
BEHAVIOR	– if sim	ilar parts of expressions present => violation
note, as long as possible chains are detected.		as possible chains are deletted.

EXAMPLE-1: [1] two branches contain duplicated subexpressions => violation;

[2] order of subexpression items is different.



end

EXAMPLE-2: [1] two branches contain duplicated subexpressions => violation;

[2] branches of embedded 'if' contain subexpressions that duplicate subexpressions of the upperlevel 'if' => violation (recursive search of duplicated items).



STARC_VLOG 2.7.2.2

RULE NAME	Avoid describing conditions that will not be executed		
MESSAGE-1	'{StatementName}' statement contains branches that will not be executed. Avoid describing such conditions.		
	DETAIL	Branch will not be executed.	
PROBLEM DESCRIPTION	If you include lines that will never be executed, you might make mistakes in coding other lines. Condition expressions should be coded carefully and describing conditions that will not be executed should be avoided.		
	LEVEL	RECOMMENDATION 1	
Checker analyzes 'if', 'case', 'casez' and 'casex' statements:		analyzes 'if', 'case', 'casez' and 'casex' statements:	
	— i	f there are redundant branches or branches that will never be executed => violation	
CHECKER BEHAVIOR	Note-1: if there are nested statements they are checked regarding that conditions of external statement are executable.		
	Note-2: statement is not checked in case if it is nested in the branch that will never be executed.		
	Note-3: {S	StatementName} may be either "if" or "case".	

EXAMPLE-1: [1] if statement contains branch that will never be executed => violation.

<u>if</u> (<pre>ctrl) q = data1;</pre>	'if' statement contains branches that will not be executed. Avoid describing such conditions.
else	<pre>if (~ctrl)</pre>	
	q = ~data1;	
	<u>else</u> α = data2;	Branch w ill not be executed.

EXAMPLE-2: [1] first case item contains logical OR of two constants;

[2] second item is the came constant as the result of previous item so this branch will never be executed => violation.

<pre>reg [1:0] sel; reg [1:0] data;</pre>	'case' statement contains branches that will not be executed. Avoid describing such conditions.
always @(sel, data)	,
<u>case</u> (in) 🖌	
2'b01 2'b10	: q <= data[0]; //result of operation is 'b1
<u>2'b01</u>	: q <= data[1]; //item is not selected when sel = 2'b01
default 🔨	: q <= 2'bxx;
endcase	
	Branch will not be executed.

STARC_VLOG 2.7.2.3

RULE NAME	Avoid null condition expressions		
MESSAGE	'{Statementl statements. statement m	Name}' statement contains condition expression(s) with null Missing statements in any condition expression of 'if' or 'case' nay cause mistakes in coding other condition expressions.	
	DETAIL	Statement for condition expression is missing.	
PROBLEM DESCRIPTION	You can use an 'always' block to code combinational logic, but if the 'if' or 'case' statement has any null condition expression (a branch without any statement), a latch is most likely to be generated. Thus, you should describe only the necessary condition expressions and avoid null expressions. Even for an 'always' block that causes flip-flops to be inferred, if there is any null condition expression, you might make mistakes in coding other condition expressions. Condition expressions should be coded carefully.		
	LEVEL	RECOMMENDATION 1	
CHECKER BEHAVIOR	Checker verifie – if the	es condition branches of 'if', 'case', 'casex', 'casez' statements: re is no statement in this branch => violation.	

EXAMPLE-1: [1] there is no statement in 'else if' branch => violation

<pre>if (ctrl1)</pre>	 'if' statement contains condition expression(s) with null statements. - 'Missing statements in any condition expression of 'if' or 'case' 'statement may cause mistakes in coding other condition expressions.
else q = d2;	'Statement for condition expression is missing.

EXAMPLE-2: [1] there is no statement in one of the 'case' branches => violation

case (sel) 🔨	'case' statement contains condition expression(s) with null
2'b00 : q = d1;	statements. Missing statements in any condition expression of 'if' or
2'b01 : q = d2;	'case' statement may cause mistakes in coding other condition
<u>2'b10 : ;</u>	
2'b11 : q = d3;	
<pre>default : g = 1'bx;</pre>	

2.7.3 Decrease the number of *if statement* nests

STARC_VLOG 2.7.3.1

RULE NAME	The number of nests for if-if and else if is best at five or less. The number of nests for if-if and else if should be 10 at most		
MESSAGE-1	'if' operator is nested {NestedCount} times. It is recommended to use nesting {RECOMMENDED_NESTING_LEVEL} or less time(s) to avoid generation of complicated prioritized logic and decrease overall circuit size. When nesting cannot be avoided, it should be limited to {MAX_NESTING_LEVEL} time(s) at most.		
MESSAGE-2	'if'-'else if' conditions chain contains {NestedCount} branches. It is recommended to use {RECOMMENDED_NESTING_LEVEL} or fewer branch(es) to improve readability of the description and decrease possibility of nesting mistakes. When nesting cannot be avoided, it should be limited to {MAX_NESTING_LEVEL} time(s) at most.		
PROBLEM DESCRIPTION	Within a conditional expression of an if statement, a combinational circuit is predictable. number of nests in an if statement increases, prioritized logic is added to this circuit auton by logic synthesis. Therefore, when an if statement is too deep, the generated prioritized becomes complicated and overall circuit size increases significantly. As practice shows, should be limited to seven levels. When deep nesting cannot be avoided number of levels be 15 at most.		
	LEVEL	RECOMMENDATION 3	
CHECKER BEHAVIOR	Checker scar of: – casc – – para –	as 'if' statements recursively from the top level to bottom and calculate the number aded 'if'-'if' nests (at the same level chain with most depth is chosen) if calculated number for current 'if' statement is greater than RECOMMENDED_NESTING_LEVEL => violation (message-1) (lower level "if-if" statements are not scanned more) llel 'else'-'if' nests (from single level only) if calculated number for current 'if' statement is greater than RECOMMENDED_NESTING_LEVEL => violation (message-2)	
	Note: values are defined in	of parameters RECOMMENDED_NESTING_LEVEL and MAX_NESTING_LEVEL configuration file (default values are 7 and 15 respectively)	

EXAMPLE-1: [1] number of nested 'if' statements is greater then RECOMMENDED_NESTING_LEVEL (value of the parameter is set to 2 to simplify the example) => violation (message-1);

[2] there are two chains of nested statements the longest one is chosen;

```
if( ... ) 
begin
if( ... ) begin // 2nd nested
if( ... ) // 3rd nested
end
if( ... ) // 3rd nested
if( ... ) // 3rd nested
end
end
end
```

EXAMPLE-2: [1] number of nested 'else'-'if' statements is greater then RECOMMENDED_NESTING_LEVEL=2 => violation (message-2);

[1] number of nested 'if' statements in one of 'else'-'if' branches is greater then RECOMMENDED_NESTING_LEVEL=2 => violation (message-1);

<pre>if() // 1st "else-if" nested</pre>	'if'-'else if' conditions chain contains 3 branches. It is recommended
else if() // 2nd "else-if" nested,	to use 2 or few er branch(es) to improve readability of the description
if() // 2nd "if" nested	and decrease possibility of nesting mistakes. When nesting cannot be
if() // 3rd "if" nested	avoided, it should be limited to 15 time(s) at most.
if() // 4th "if" nested	1st "if" nested
else if() // 3rd "else-if" nested	'if' operator is nested 4 times. It is recommended to use nesting 2 or less time(s) to avoid generation of complicated prioritized logic and decrease overall circuit size. When nesting cannot be avoided, it should be limited to 15 time(s) at most.

STARC_VLOG 2.7.3.4

RULE NAME	Unify if statements which can be merged.				
MESSAGE	This scope contains {IfStmtCount} nested 'if-if' statement(s) that could be merge into one plain 'if-else if' statement. Merging is recommended because it improve the performance of generated circuit (it depends on number of 'if' statement nests – the fewer the better).				
	DETAIL This 'if' statement should be merged with the upper level branch.				
PROBLEM DESCRIPTION	It is difficult for 'if' statements with deep nesting to precisely comprehend associations with 'else' items. Generally speaking, indents are used to clarify associations with 'if' statements and 'else' items when coding. However, the number of indents increases with 'if' statements that have deep nesting. To improve description try to merge 'if' statements in the way shown below when it is possible. In this case the number of nests for the 'if' statement becomes less, which brings an improvement in comprehension and readability.				
	LEVEL RECOMMENDATION 3				
CHECKER BEHAVIOR	Checker scans 'if' statements recursively from the bottom level to top and verifies 'if' branche which contain only 'if' statement(s) (no other statements):				
	- if nested it' statement(s) exists:				
	nested 'if' statement + 1) is calculated:				
	<pre>// NM_NESTED = 1 (current branch) + 2 (1st level nested)</pre>				
	<pre>if(A) begin // currently scanned branch (+ 1 conditiona branch)</pre>				
	<pre>if(B) // 1st level nested (+ 1 conditional branch)</pre>				
	<pre>if(X) // 2nd level nested (is not considered)</pre>				
	else if(Y)				
	else ir (r)				
	<pre>else if(C) // 1st level nested (+ 1 conditional branch)</pre>				
	else if(D)				
	ena				
	construction (whole 'if' of upper level will be also transformed by virtual transformed branch) an NM_TRANSFORMED (number of conditional branches inferred by virtual transformed branch) is calculated				
	– if (NM_TRANSFORMED <= NM_NESTED) => violation				
	consider an example:				
	<pre>// 'if' with nested statements - NM_NESTED = 4</pre>				
	//main message				
	<pre>if(B) begin // detail-message #1</pre>				
	statements1;				
	end				
	else if(C) begin				
	end				
	<pre>if(D) // detail-message #2</pre>				
	statements3;				
	end				

RULE NAME	Unify if statements which can be merged.
	<pre>// transformed statement - NM_TRANSFORMED = 4</pre>
	if (A && B && D) begin
	<pre>statements1;</pre>
	<pre>statements3;</pre>
	end
	else if (A && B && !D) begin
	<pre>statements1;</pre>
	end
	else if (A && !B && C && D) begin
	<pre>statements2;</pre>
	<pre>statements3;</pre>
	end
	else if (A && !B && C && !D) begin
	<pre>statements2;</pre>
	end

```
EXAMPLE-1: [1] 'if' branch which contains only 'if' statement is detected;
[2] NM_NESTED = 3; NM_TRANSFORMED = 2 => violation.
```

if (a) ←	This scope contains 1 nested 'if-if' statement(s) that could be merged
if (b)	into one plain 'if-else if' statement. Merging is recommended because it
↓	improves the performance of generated circuit (it depends on number
rès1 <= c d;	of 'if' statement posts, the few or the better)
else if (c && !a) //branch will no res1 <= c & d;	ever be executed, and after merge it is case for 2.7.2.2

EXAMPLE-2: [1] 'if' branch statement which contains only 'if' statement is detected;

[2] but assignment is also detected within current branch => no violation.

```
if ( a ) begin
    if ( c )
        res1 <= a | b;
        res1 <= a & b;
end
```

2.7.4 Always surround multiple statements using block statements (begin-end) (Verilog only)

STARC_VLOG 2.7.4.3

RULE NAME	Do not use fork-join in RTL descriptions (Verilog only)		
MESSAGE-1	'always' statement contains {ForkJoinBlocksCount} 'fork-join' block(s). 'fork-join' blocks cannot be used in RTL descriptions.		
	DETAIL	'fork-join' block detected.	
MESSAGE-2	'task' statement contains {ForkJoinBlocksCount} 'fork-join' block(s). 'fork-join' blocks cannot be used in RTL descriptions.		
	DETAIL	'fork-join' block detected.	
PROBLEM DESCRIPTION	There are sequential (begin-end) and parallel (fork-join) blocks in Verilog-HDL. But logic synthesize tools support only sequential blocks, so do not use fork-join statement.		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker verifies always blocks and task statements: – if there is fork-join statement => violation		

EXAMPLE-1: [1] always block contains embedded fork-join statements => violation (message-1)

```
. - - - -
always @( in1 or in2 )
                                   'alw ays' statement contains 2 'fork-join' block(s). 'fork-join' blocks
      -----
                                    cannot be used in RTL descriptions.
   begin : seq_exec
       fork : sequential fork
                                     -----
                                   - 'fork-join' block detected.
          #5 temp1 = 2;
          fork : to_invoke_next_sequential
                                                 #10 temp1 = temp1 + 1; 'fork-join' block detected.
          join
          begin : sequential zone invoke from parallel
              @temp1 #1 temp1 = temp1 + 1;
              #10 temp1 = temp1 - 1;
          end
       join
```

```
end
```

EXAMPLE-2: [1] task contain fork-join statement => violation (message-2)

task fork_task; 'task' statement contains 1 'fork-join' block(s). 'fork-join' blocks cannot be used in RTL descriptions. fork -... join endtask

2.8.1 *case statements* facilitate decoder/encoder description

STARC_VLOG 2.8.1.3

RULE NAME	Avoid the overlapping of case items		
MESSAGE	Case statement contains {TotalOverlapCount} overlapped case clause(s). A the overlapping of case items.		
	DETAIL	'{CaseItem}' is overlapped.	
PROBLEM DESCRIPTION	Since the case statement compares from the top, overlapping values are permitted. When there are overlapping values of clauses, the first selection expression is executed first. If there are duplications in the case statements, the logic synthesis tool synthesizes priority circuits with a similar priority as the if statement, but if there are no overlaps in the branch conditions, then a circuit that compares values in parallel is synthesized. Logic synthesis tools automatically judge branch overlaps, but it is also possible to clearly define that there are no overlaps of directives at the comment "//synopsys parallel_case". If coding is limited so that values do not overlap in case statements, "//synopsys parallel_case" can be used to gain advantages in area and speece However, if using parallel_case when values overlap, the RTL simulation result and the simulation result of logic gates generated by logic synthesis differ. Therefore, it should never by done.		
	LEVEL	RECOMMENDATION 1	
CHECKER BEHAVIOR	1) Checker ve	rifies case statements:	
	– if the	re is a duplication of case items:	
	 if the length of selection expression is 'n' and some of the case items have le 'm': 		
		– 'm' < 'n'	
		 if the lowest 'm' bits of case items with length 'n' are duplicated by case items with length 'm' and all the rest bits are '0' => violation 	
		 if the the lowest 'n' bits of case items with length 'm' are duplicated by case items with length 'n' => violation 	
	 2) Checker verifies casex statements: if there is duplication of case items that do not contain don't care condition 		
	_	if the length of selection expression is 'n' and some of the case items have length 'm':	
		- 'm' < 'n'	
		If the lowest 'm' bits of case items with length 'n' are duplicated by case items with length 'm' and all the rest bits are '0' => violation	
		- 'm' > 'n'	
		 If the the lowest 'n' bits of case items with length 'm' are duplicated by case items with length 'n' => violation 	
	3) Checker verifies casez statements:		
	 if the 	re is a duplication or overlapping of case items:	
	_	if the length of selection expression is 'n' and some of the case items have length 'm':	
		– 'm' < 'n'	
		 if the lowest 'm' bits of case items with length 'n' are duplicated or 	

RULE NAME	Avoid the overlapping of case items		
	overlapped by case items with length 'm' and all the rest bits are '0' or 'z' statement) => violation		
	– 'm' > 'n'		
	 if the the lowest 'n' bits of case items with length 'm' are duplicated or overlapped by case items with length 'n' => violation 		
	Note: If there are parameters (in case items) then all warnings are shown during the elaboration stage		

EXAMPLE-1: [1] case statement contains duplicated items => violation

```
      case
      (sel)
      Case statement contains 2 overlapped case clause(s). Avoid the

      4'b0001 : outl = 2'b00;
      overlapping of case items.

      4'b0010 : outl = 2'b01;
      '4'b0010' is overlapped.

      4'b1000 : outl = 2'b11;
      '4'b0010' is overlapped.

      default : outl = 2'bxx;
      '4'b0010' is overlapped.
```

EXAMPLE-2: [1] casez statement contains overlapped items => violation

<u>casez</u> (sel) <u>4'b0001</u> :	out1 = 2'b00;	Case statement contains 2 overlapped case clause(s). Avoid the overlapping of case items.	
4'b0010 : 4'b0100 : 4'b000z :	out1 = 2'b01; out1 = 2'b10; out1 = 2'b11;	'4'b0001' is overlapped.	1
default : endcase	out1 = 2'bxx;	'4'b000z' is overlapped.	

EXAMPLE-3: [1] casez statement contains 'x' in one of the items, but no overlapping in such situation => no violation

```
casez ( sel )
    4'b0001 : out1 = 2'b00;
    4'b0010 : out1 = 2'b01;
    4'b0100 : out1 = 2'b10;
    <u>4'bxxxx</u> : out1 = 2'b11;
    default : out1 = 2'bxx;
endcase
```

EXAMPLE-4: [1] casex statement has overlapped items, that contains don't care value ('?') => no violation

casex (sel)
 4'b0001 : out1 = 2'b00;
 4'b0010 : out1 = 2'b01;
 4'b0100 : out1 = 2'b10;
 <u>4'b2???</u> : out1 = 2'b11;
 default : out1 = 2'bxx;
endcase

RULE NAME	Always add default clauses	
MESSAGE	Always add 'default' clauses.	
PROBLEM DESCRIPTION	The default clause of case statement is executed if all comparisons of selection expression and case items fail, so always add default clause to avoid situation when nothing executes.	
	LEVEL	RECOMMEND 1
CHECKER BEHAVIOR	Checker verifies case, casex, casez statements if there is no default clause => violation. 	

EXAMPLE-1: [1] case statement do not contain default clause => violation.

endcase

EXAMPLE-2: [1] case statement contain default clause => no violation.

Note: such description do not violate current rule but may cause other problems (see <u>2.8.3.5</u>)

```
case ( sel_expr )
    2'b10 : out1 <= 1'b1;
    default : out1 <= 1'bx;
    2'b01 : out1 <= 1'b0;
endcase</pre>
```
RULE NAME	Do not force full_case for case statement directives that depend on a particular logic synthesis tool (Verilog only)		
MESSAGE	Do not force 'full_case' directives that depend on particular logic synthesis tool. RTL and post-synthesis simulation results will differ.		
PROBLEM DESCRIPTION	Design Compiler has a directive called //synopsys full_case. If the directive is specified in a case statement, in which not all the case clauses are described, and the default clause is absent – it is assumed that all the case clauses are described. However, when this directive is used, the simulation results for missing cases will differ in the RTL and gate-level models. Therefore, "synopsys full_case" should never be used.		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker verifies case, casex, casez statements: - if directive //synopsys full_case is present => violation		

EXAMPLE-1: [1] directive //synopsys full_case is used => violation

:	code	=0;
:	code	=1;
:	code	=2;
:	code	=3;
:	code	=4;
:	code	=5;
:	code	=6;
:	code	=7;
		: code : code : code : code : code : code : code : code

//synopsys full_case

Do not force 'parallel_case' directives that depend on particular logic synthesis tool. RTL and post-synthesis simulation results may differ.

-

RULE NAME	Pay attention to the selective range of case statement and bit width of each item (Verilog only)			
MESSAGE-1	Bit width of the 'case' selection expression is not defined. To avoid simulation and synthesis difficulties, exactly match bit widths of the 'case' selection expression and the 'case' items.			
MESSAGE-2	Bit width "{SelExpWidth}" of the 'case' selection expression does not match the bit width "{ItemsBitWidth}" of all 'case' item(s). Match bit widths exactly to avoid simulation and synthesis difficulties.			
	Bit width "{ bit width of synthesis di	SelExpWidth}" of the 'case' selection expression does not match the 'case' item(s). Match bit widths exactly to avoid simulation and fficulties.		
MESSAGE-3	DETAIL-1	Bit width of 'case' item is "{ItemBitWidth}".		
	DETAIL-2	Bit width of 'case' item is undefined.		
	DETAIL-3	Bit width of 'case' item will be defined at elaboration time.		
PROBLEM DESCRIPTION	It is allowed in the syntax of Verilog HDL that some items exceed the range of the sign specified in the selection expression of the case statement. However, this line is ignored simulation and logic synthesis tools. When item bit width is less then bit width of selecti expression, upper bits of items is filled with zeros and compared, but such situation can cau duplication of case items. To avoid difficulty pay attention to the selective range of ca statement and bit width of each item.			
	LEVEL	RECOMMENDATION 2		
CHECKER BEHAVIOR	LEVEL RECOMMENDATION 2 Checker detects case, casex, casez statements and calculates bit width of selection expression - if bit width of case selection expression cannot be defined (part-selection with variable index is used) => violation (message-1), note: all branches of this case statement are checked for presence of another case statements; Checker collects bit widths of case items: - - if all items has equal bit width and it is different from bit width of the selection expression => violation (message-2) - if there are case item(s) with different bit widths => violation (message-3) - if there is at least one case item, bit width of which can be defined only at elaboration-time: - if bit widths of all 'case' items can be defined only at elaboration-time. - if bit widths of some 'case' items can be defined at compilation-time, whereas another items of this 'case' can be defined only at elaboration-time: - compilation-time violation for elaboration-time items (message-3 + detail-3) - compilation-time violation for compilation-time (message-3 + detail-1) and elaboration-time check are scheduled for them			

EXAMPLE-1: [1] bit width of case selection expression cannot be defined (ternary operator is used and arguments have different bit widths) => violation (message-1)

5	, , , , , , , , , , , , , , , , , , , ,
reg [8:0] a;	
reg [16:0] b;	
<pre>case(sel ? a : b) ← 16'b01 : tmp = 0; 8'b01 : tmp = 1;</pre>	Bit w idth of the 'case' selection expression is not defined. To avoid simulation and synthesis difficulties, exactly match bit w idths of the 'case' selection expression and the 'case' items.
endcase	,

EXAMPLE-2: [1] bit width of case selection expression is different from bit widths of case items => violation (message-3)

[2] first case item bit width can be defined at the compilation stage => detail-1
[3] second case item bit width can not be defined at the compilation stage (parametrized) => detail-3

<pre>reg [1:0] sel_expr; parameter cparam = 1;</pre>	Bit w idth "2" of the 'case' selection expression does not match the bit w idth of 'case' item(s). Match bit w idths exactly to avoid simulation and synthesis difficulties.		
<u>4'b01</u> : tmp = 1; <u>cparam</u> : tmp = 0; endcase	Bit width of 'case' item is "4".		
	Bit w idth of 'case' item w ill be defined at elaboration time.		

2.8.2 Divide using if statement, etc. to avoid creating large tables

STARC_VLOG 2.8.2.1

RULE NAME	As a rule of thumb, divide large tables if they have more than 32 I/Os. (input: 20, output: 12)
MESSAGE	'case' statement defines a table with "{InputCount}" inputs and "{OutputCount}" outputs. It is recommended to limit the table size to {RECOMMENDED_INPUT_COUNT} inputs and {RECOMMENDED_OUTPUT_COUNT} outputs.
PROBLEM DESCRIPTION	A table is correspond to each 'case' statement. The size of a 'case' statement table is determined by the number of inputs. When the number of inputs grows, table size grows correspondingly. Large tables cause size increasing and speed decreasing of generated circuit. However, output count still should be considered. If the number of outputs increases and every logic is not very similar, area may be increased. In the case of a small table, which has five or fewer clauses or four or fewer inputs, the output number is not necessary to consider, but for other cases attention should be paid to the number of outputs. Therefore, specifying 'case' statements with a large bit width of inputs and outputs causes the synthesis run time to increase and may further worsen the synthesis results. It is recommended that the 'case' statement has up to 32 bits including input and output. 'case' statement has up to 32 bits including input and output. 'case' statement with large number of inputs may be simplified by dividing the statement into smaller ones and using iff statement. Consider following description example (let's assumes that recommended number of inputs is equal to 4, to simplify the example): // initial description case (data] % 'bo0000100 : code =0; % 'b00001000 : code =1; % 'b00001000 : code =4; % 'b0001000 : code =5; % 'b0010000 : code =5; % 'b0100000 : code =5; % 'b0100000 : code =5; % 'b0100000 : code =1; % 'b010000 : code =2; % 'b01000 : code =2; % 'b0100 : code =4; % 'b0100 : code =4; % 'b0100 : code =5; % 'b0100 : code =6; % 'b0100 : code =6; % 'b0100 : code =6; % 'b0100 : code =4; % 'b0100
CHECKER BEHAVIOR	Checker detects case, casex, casez statements: - if number of case clauses is greater than SMALL_CASE_CLAUSE_COUNT => checker counts NI – number of inputs(*): - (*) number of inputs is defined by number of different signals in case selection
	expression (each bit in multiple-bit signals is considered as separate input), note: if 'case' items are variable NI is defined taking those signals into account;

RULE NAME	As a rule of thumb, divide large tables if they have more than 32 I/Os. (input: 20, output: 12)
	– if NI > SMALL_CASE_INPUT_COUNT => checker counts NO – number of outputs:
	 (*) number of outputs defined by number of different signals that are assigned under control of all case clauses (each bit in multiple-bit signals is considered as separate output),
	note: outputs of nested 'case' constructions are also considered;
	– if (NI > RECOMMENDED_INPUT_COUNT) or (NO > RECOMMENDED_OUTPUT_COUNT) => violation
	Note: parameters SMALL_CASE_CLAUSE_COUNT, SMALL_CASE_INPUT_COUNT, RECOMMENDED_INPUT_COUNT, RECOMMENDED_OUTPUT_COUNT values are defined in configuration file (default values are 5, 4, 20, 12 respectively).

EXAMPLE-1: [1] 'case' statement contains 6 clauses;

[2] selection expression bit width is 32 => violation

```
reg [31:0] sel;
```

```
Detected 'case' statement defines table with "32" inputs and "1"
outputs. Recommended is limit table size to 20 inputs and 12 outputs.
acase ( sel )
32'b00000001 : dout = din[0];
32'b0000010 : dout = din[1];
32'b0000100 : dout = din[2];
32'b0001000 : dout = din[3];
32'b0010000 : dout = din[4];
32'b0010000 : dout = din[5];
default : dout = 1b'x;
endcase
```

EXAMPLE-2: [1] 'case' statement contains 2 inputs and 40 outputs; [2] there only 4 'case' clauses => no violation.

RULE NAME	The number of case items should be up to 200			
MESSAGE	Case statement contains {CaseItemsCount} case item expressions. Avoid using case statements with more than {MAX_CASE_ITEM_EXPRESSIONS} case item expressions.			
PROBLEM DESCRIPTION	With the current logic synthesis tool capacity, area and speed increase at exponential rates when exceeding approximately 200 clauses. Therefore, number of clauses of a case statement should not exceed 200. However, in case of a table where randomness is high such as with a SIN function, dividing a table, (for example with 8 bits of both input and output and 256 clauses by if statement) will result in the decrease of description readability only, so there is no advantage in circuit generation. In this particular situation, a case statement with 256 clauses has to be created, but the number of clauses should not exceed 300.			
	LEVEL	RECOMMENDATION 3		
	Checker detects case, casex, casez statements:			
CHECKER BEHAVIOR	 if number of case items expressions is greater than MAX_CASE_ITEM_EXPRESSIONS => violation 			
	Note: parameter MAX_CASE_ITEM_EXPRESSIONS value is defined in configuration file			

EXAMPLE-1: [1] number of case items is greater than value specified with MAX_CASE_ITEM_EXPRESSIONS (the value is set to 4 to simplify an example) => violation (message)

case (data)	Case statement contains 8 case item expressions. Avoid using case
8'b0000001 : code =0;	statements with more than 4 case item expressions.
8'b00000010 : code =1;	
8'b00000100 : code =2;	
8'b00001000 : code =3;	
8'b00010000 : code =4;	
8'b00100000 : code =5;	
8'b01000000 : code =6;	
8'b10000000 : code =7;	
endcase	

2.8.3 Use default clauses

STARC_VLOG 2.8.3.1

RULE NAME	The don't-care condition is defined by using 'x' as the default clause (only for default clauses, the extensive use of don't-care is recommended)			
MESSAGE	It is recommended to specify 'x' to the output of the 'default' clause. "Don't-care" condition allows optimization and size of the circuit will be decreased more than setting a determined value.			
	DETAIL	Signal "{SignalName}" is assigned with determined value.		
PROBLEM DESCRIPTION	The 'default' clause is executed if the selection expression specified by the case statement does not match to any item. Constant value may be specified as the default assignment. But if the unknown value 'x' is assigned to the output in the 'default' clause, it is considered as "don't-care" and a synthesis tool selects the best assignment (either '0' or '1') to the output during the optimization. Therefore, setting a non-determined value can usually decrease the size of the generated circuit.			
	LEVEL	RECOMMENDATION 3		
	Checker scan	s 'case', 'casex', 'casez' statements:		
	 check signals being assigned in the 'default' clause: 			
	— i	if any signal is assigned with non-'x' value in the 'default' clause => violation		
		<i>note:</i> being assigned with 'x' value means following for this rule: right-hand side of assignment is a constant/parameter containing 'x'-es		
		note: 'default' clause may contain embedded constructions:		
CHECKER	-	 embedded 'case': new check is started 		
BEHAVIOR		 other constructions: assignments are considered as being performed in the 'default' clause 		
		<i>exception:</i> 'default' clauses that are redundant are skipped (for example, when 'case' is full)		
	– conte	ext: synthesizable 'always' constructs		
	Note: elabora evaluated at c	tion-time checks are performed when right-hand side of assignment cannot be compile-time.		

EXAMPLE-1: [1] 'case' statement has signal assignment in the default clause;

[2] signal is assigned with non-'x' value => violation

<pre>always @() <u>case</u> (sel)</pre>	It is recommended to specify 'x' to the output of the 'default' clause. "Don't-care" condition allow s optimization and size of the circuit will be decreased more than setting a determined value.
default: <u>res = 14b0;</u>	Signal "res" is assigned with determined value.

EXAMPLE-2: [1] 'case' statement has signal assignment in the default clause;

[2] signal is assigned with non-'x' value;

[3] 'case' is full and optimization is performed => no violation

```
always @(...)

<u>case</u> (sel)

2'b00: res = datal;
```

endcase			<u> </u>
defaul	t: re	es	= 1'b0;
2'b11:	res	=	data4;
2'b10:	res	=	data3;
2'b01:	res	=	data2;

RULE NAME	Do not use the signal to which a don't care condition is assigned for a conditional expression of an 'if' statement		
MESSAGE.	Conditional expression in the 'if' statement uses signal "{SignalName}" that is assigned with don't care 'x' condition. It is recommended to avoid such descriptions because after the logic synthesis is completed, it is unknown whether it becomes '0' or '1'.		
	DETAIL-1	Signal "{DrivenSignalName}" is driven by another signal "{DriverSignalName}" that is assigned with don't care 'x' condition.	
	DETAIL-2	Don't care 'x' condition is assigned to signal "{SignalName}".	
PROBLEM DESCRIPTION	Situation when signal to which a don't care condition is assigned is used in conditional expression of an 'if' statement may lead to the differences in results between simulation of behavioral and RTL models: during simulation of behavioral model 'else' branch is executed or none of the branches are executed (if there is no 'else' branch) and after the logic synthesis is completed, it is undefined whether it becomes '1' or '0' => different conditions may be executed. Consecutively, signals to which 'x' is assigned in 'default' clause of a 'case' statement should not be used in a conditional expression of an 'if' statement.		
	LEVEL	RECOMMENDATION 1	
	Checker detec	ts drivers for signals used in 'if' conditional expression:	
	– if son	ne signal is driven by don't care value => violation:	
	i — i	f driver is explicit => detail-2;	
	i — i	f driver is implicit => detail-1.	
	Note: signal is	driven by don't care value in case of:	
CHECKER BEHAVIOR	- 6	explicit assignment: 'x'-value is assigned to the signal in the 'default' clause of 'case' ' 'casex' /'casez' statement;	
	i	mplicit assignment: the signal is assigned with other signal(s) driven by don't care; following statements are considered as possible don't care drivers:	
	-	 assign, '=', '<=' (only direct assignments propagate don't care value); 	
	-	 function call (with only direct assignments within don't care value propagation path). 	

EXAMPLE-1: [1] signal "tmp" is used in the 'if' conditional expression;

[2] the signal is driven by don't care value ('x'-value is assigned to the signal in the 'default' clause of 'case' statement) => violation (detail-2).

```
always @( ... )
case( sel )
...
default : tmp = 1'bx;
endcase
Don't care 'x' condition is assigned to signal "tmp".
always @( tmp )
if( tmp == 1'b1 )
else
...
Conditional expression in the 'if' uses signal "tmp" that is assigned
with don't care 'x' condition. It is recommended to avoid such
descriptions because after the logic synthesis is completed, it is
unknow n w hether it becomes '0' or '1'.
```

EXAMPLE-2: [1] 'case' statement assigns 'x'-es in the 'default' clause to an output of the "task_case" task;

[2] task "task_case" returns the value to the variable "tmp" that is also an input of the "task_if" task;[3] task "task_if" uses this input in conditional expression of the 'if' statement => violation (detail-2).

```
task task case;
                                                                       ------
     output t out1;
                                               - Don't care 'x' condition is assigned to signal "tmp".
     begin
          case( t_sel )
               default : <u>t out1</u> = ( t in1 == 2'b11 ) ? 1'b1 : 1'bx;
          endcase
     end
endtask
task task_if;
     input t in1;
     . . .
     begin
         if( <u>t in1</u> == 2'b00 )
                                                                            _ _ _ _ _ _ _ _ _ _ _
                      *----
                                                Conditional expression in the 'if' uses signal "tmp" that is assigned
               • • •
                                                with don't care 'x' condition. It is recommended to avoid such
     end
endtask
                                                descriptions because after the logic synthesis is completed, it is
                                                unknow n w hether it becomes '0' or '1'.
always @( ... )
     begin
          task_case ( ..., tmp );
          task_if (<u>tmp</u>, ...)
     end
```

EXAMPLE-3: [1] signal "tmp" is used in the 'if' conditional expression;

[2] the signal is assigned with another signal ("res") driven by don't care value=>violation (detail1 + detail-2).

```
always @( sel )
                                                      Don't care 'x' condition is assigned to signal "res".
     case( sel )
           default : <u>res</u> = 1'bx;
                                                     Signal "tmp" is driven by another signal "res" that is assigned with
     endcase
                                                     don't care 'x' condition.
always @( tmp )
      tmp = res; *
                                                      Conditional expression in the 'if' uses signal "tmp" that is assigned
     if( <u>tmp</u> == 1'b1 ) 
★-----
                                                      with don't care 'x' condition. It is recommended to avoid such
           . . .
                                                      descriptions because after the logic synthesis is completed, it is
     else
                                                      unknow n w hether it becomes '0' or '1'.
```

EXAMPLE-4: [1] signal "tmp_1" as used in the conditional expression;

[2] the signal is driven by don't care value ('x'-value is assigned to the signal in the 'default' clause of 'case' statement);

[2] signal "tmp_1" is used not as a simple signal it is an operand of an adding operation => no violation ('x'-es is not propagated).

```
case( sel )
    default : tmp_1 = 1'bx;
endcase
assign tmp_2 = ~ in1;
always @( tmp )
```

```
if( <u>tmp 1 + tmp 2</u> == 1'b1 )
    ...
```

always @(...)

RULE NAME	Describe a default clause at the end of a case statement			
MESSAGE	Descri	Describe a 'default' clause at the end of a 'case' statement.		
PROBLEM DESCRIPTION	Case items which are defined after default clause are not handled during simulation. That is why it is recommended to describe default clause at the end of a case statement to avoid unexpected simulation results.			
	LEVEL	RULE		
CHECKER BEHAVIOR	Checker verifies case, casex, casez statements which contain default clause – if default clause is not the last item => violation.			

EXAMPLE-1: [1] case statement contain default clause but it is not the last item => violation.

endcase

RULE NAME	Do not use the signal to which a don't care condition is assigned for selection expression of a case statement which does not assign 'x' in the default clause		
MESSAGE-1	Selection expression of a 'case' statement uses signal "{SignalName}" that is assigned with don't care 'x' condition. After the logic synthesis is completed, it is unknown whether it becomes '0' or '1'. It is recommended to avoid using such signals in selection expressions of 'case' statements that do not assign 'x'-es in the 'default' clause.		
	DETAIL-1	Signal "{DrivenSignalName}" is driven by another signal "{DriverSignalName}" that is assigned with don't care 'x' condition.	
	DETAIL-2	Don't care 'x' condition is assigned to signal "{SignalName}".	
PROBLEM	When unknowns are generated because of don't care ('x') usage in RTL description simulation, it is treated as a bug in a design. If signal to which a don't care condition is assigned is used for a selection expression of a 'case' statement it is recommended to add default clause which assigns 'x' values. In such case 'x' value is propagated and it is easy to find bug. If the default clause either assign fixed value or does not exist then it is difficult to find bug.		
	Signals to which 'x' is assigned in the 'default' clause of a 'case' statement should not be used in a selection expression of a 'case' statement if there is no don't care default clause.		
	LEVEL	RECOMMENDATION 1	
CHECKER BEHAVIOR	Checker detec – if son – i	ets drivers for signals used in 'case' selection expression: ne signal is driven by don't care value: f 'x'-es are not assigned to all signals in the 'default' clause => violation:	
	-	 if driver is explicit => detail-2; if driver is implicit => detail 1 	
	Note: see 2.8.	<u>3.4</u> for more information about signals driven by don't care value.	

EXAMPLE-1: [1] signal "sel_2" is used in the selection expression of "case_2";

[2] the signal is driven by don't care value from "case_2" => violation (detail-2).

always @()	'x' is assigned to signal "sel_2"	
<pre>case(sel_1) // case_1./ default : sel_2 = 1'bx; endcase always @(tmp)</pre>	Selection expression of a 'case' uses signal "sel_2" that is assigned w ith don't care 'x' condition. After the logic synthesis is completed, it is unknow n w hether it becomes '0' or '1'. It is recommended to avoid using such signals in selection expressions of 'case' statements that do not assign 'x'-es in the 'default' clause.	
<pre>case(sel_2) // case_2 default: = 8'b10101010; </pre>	Note: if this 'default' assign 'x'-es => there will be no violation for 2.8.3.6	

EXAMPLE-2: [1] signal "sel" is used in the selection expression of 'case' statement;

[2] the signal is driven by don't care value from function => violation (detail-1 + detail-2).

```
function res;
...
begin
     case( f_sel )
     default : res = 1'bx;
     endcase
end
```

endfunction	Signal "sel" is driven by another signal "res" that is assigned with	
always @() begin	don't care 'x' condition.	
<pre>sel = res(in1); case(sel) endcase end</pre>	Selection expression of a 'case' uses signal "sel" that is assigned with don't care 'x' condition. After the logic synthesis is completed, it is unknow n w hether it becomes '0' or '1'. It is recommended to avoid using such signals in selection expressions of 'case' statements that do not assign 'x'-es in the 'default' clause.	

RULE NAME	Do not use the signal to which a don't care condition is assigned for selection expression of a casex statement				
MESSAGE-1	Selection ex assigned wi is assigned statement e	xpression of a 'casex' statement uses signal "{SignalName}" that is ith don't care 'x' condition. The signal to which a don't care condition d, should not be used in the selection expression of a 'casex' ven with 'x'-es assigned in the 'default' clause.			
	DETAIL-1	Signal "{DrivenSignalName}" is driven by another signal "{DriverSignalName}" that is assigned with don't care 'x' condition.			
	DETAIL-2	Don't care 'x' condition is assigned to signal "{SignalName}".			
	'x' values are regarded in 'casex' statement as don't care values (either '0' or '1'). Using the signal to which a don't care condition is assigned for selection expression of a 'casex' statement may lead to the differences between RTL and gate-level simulation. And it is also difficult to find bug in such situation even if 'casex' statement has don't care 'default' clause.				
DESCRIPTION	Signals to which 'x' is assigned in the 'default' clause of a 'case' statement should not be used in a selection expression of a 'casex' statement.				
	LEVEL	RECOMMENDATION 1			
	Checker detec	cts drivers for signals used in 'casex' selection expression:			
	 if some signal is driven by don't care value => violation: 				
BEHAVIOR	 if driver is explicit => detail-2; 				
	– i	f driver is implicit => detail-1.			
	Note: see 2.8.	<u>3.4</u> for more information about signals driven by don't care value.			

EXAMPLE-1: [1] signal "sel_2" is used in the selection expression of 'casex' statement;

[2] signal "sel_2" is driven by signal "tmp" witch is driven by don't care value within default clause of 'case' statement => violation (detail-1 + detail-2).

```
always @( ... )
    case( sel_1 )
         default tmp <= 'bx;</pre>
                                            Don't care 'x' condition is assigned to signal "tmp".
                                                             assign sel 1 <= enb ? data : tmp;</pre>
                                            Signal "sel_2" is driven by another signal "tmp" that is assigned with
                - -
                          ----
                                           - don't care 'x' condition.
always @( ... )
    casex( sel 2 )
         default ... <= 'bx;</pre>
                                             _____
                                            Selection expression of a 'casex' statement uses signal "sel_2" that is
                                            assigned with don't care 'x' condition. The signal to which a don't care
                                            condition is assigned, should not be used in the selection expression
                                            of a 'casex' statement even with 'x'-es assigned in the 'default'
                                            clause.
                                                                ------
```

2.8.4 Do not use complex casex statements (Verilog only)

STARC_VLOG 2.8.4.3

RULE NAME	It is best to avoid using casex statements and casez statements (Verilog only)		
MESSAGE	Avoid using 'casex' and 'casez' statements.		
PROBLEM DESCRIPTION	With a casex statement or a casez statement, the value indicated by 'x' (by 'z' for casez) of the branch conditions is defined as don't-care. Don't-care indicates that it does not matter whether the value is '1' or '0'. Using don't-care condition in case items should be performed with great attention because may easily lead to overlapping or duplication of items and as a result to worsening the circuit quality. So It is best to avoid using casex statements and casez statements.		
	LEVEL	RECOMMENDATION 3	
CHECKER BEHAVIOR	Checker scans Verilog module: – if casex or casez statements are present => violation		

EXAMPLE-1: [1] casex statement is used => violation

RULE NAME	Do not indiscriminately describe 'x' of casex statement for each bit		
MESSAGE-1	Casex statement contains {TotalOverlapCount} overlapped case clause(s). Use 'do not care' condition carefully to avoid the duplication of case items.		
	DETAIL '{CaseItem}' is overlapped.		
MESSAGE-2	Casex statement contains items that may cause the generation of additional logic that decreases circuit quality. Describe priority logic with triangular form of 'do not care' conditions in case items.		
	With a 'casex' statement or a 'casez' statement, the value indicated by 'x' of the branch conditions is defined as "don't-care". "Don't-care" indicates that it does not matter whether the value is '1' or '0'. Descriptions in which the "don't-care" condition differs for each bit invite the duplication of clauses and risks worsening the circuit quality. When using a 'casex' statement, describe so the don't-care 'x' specification range has a distinct range. Prioritized logic is often described with the help of don't care value. Consider the example below. If the least significant bit is '1' the first branch will be executed, if the bit is '0' matching continues.		
PROBLEM	casex (sel)		
DESCRIPTION	4'bxxx1:		
	4'bxx10:		
	4'bx100:		
	4'b1000:		
	endcase		
	LEVEL RECOMMENDATION 1		
CHECKER	Checker detects 'casex' statements:		
BEHAVIOR	- if there are duplications or overlapping of case items that contain don't-care conditions		
	('x', 'z' or '?') => violation (message-1):		
	 If the length of a case item is not equal to the length of the selection expression – the case item is either truncated of filled with zeroes ('0') to the length of the selection expression. Thus, an unexpected duplication or overlapping may occur. 		
	Example:		
	<pre>parameter MASK1 = 5'b100x1;</pre>		
	<pre>parameter MASK2 = 3'd3;</pre>		
	casex (A[3:0])		
	MASK1 :		
	4'b0x11 :		
	MASK2 :		
	···		
	After parameter substitution, items will virtually look like this:		
	$5'bl00x1 : \dots // will be truncated to 4'b00x1$		
	4'b0x11 :		
	3'b011 : // will be extended to 4'b0011		
	After normalization to 4 bits, items will actually look like this (overlapping occurs):		
	Casex (A[3:0])		
	4 DUUXI : // STUUIXI truncated to 4 bits		
	4'b0011 : // 3'b011 extended to 4 bits		
	4'b0011 : // 3'b011 extended to 4 bits		

RULE NAME	Do not indiscriminately describe 'x' of casex statement for each bit
	 endcase
	 if there is no duplication or overlapping, case items are considered as matrix, and it is checked whether it could be transformed to the triangular form, i.e. it may be virtually presented (by replacing columns, if needed) as a structure like this:
	casex (A[7:0])
	8'bxxxxxx0 :
	8'bxxxxx01 :
	8'bxxxxx011 :
	8'bx0111111 :
	endcase
	 if such structure cannot be obtained (if there are columns that have the same number of don't care conditions) => violation (message-2);
	<i>Note:</i> If there are some bits that have don't care conditions in all case items than they are cut off and are not regarded.
	Note-1: parameter MIN_CASE_SELECTION_WIDTH defines minimal length for case selection expression to activate the mechanism for second case (when there is no overlapping).
	Note-2: elaboration-time checks are performed for parameter-dependent cases.

EXAMPLE-1: [1] there is a 'casex' statement within description;

[2] there is an overlapping of 'case' items that contain don't care conditions ('x') => violation (message-1).



EXAMPLE-2: [1] there is a 'casex' statement within description;

[2] there is no duplication or overlapping of 'case' items;

[3] triangle structure cannot be obtained (fourth and sixth columns have the same number of don't care conditions – two ones) => violation (message-2).

```
reg [5:0] sel;
...
Casex statement contains items that may cause the generation of
additional logic that decreases circuit quality. Describe priority logic
with triangular form of 'do not care' conditions in case items.
6'bxx011: ...
6'bxx0111: ...
default : ...
endcase
```

EXAMPLE-3: [1] there is a 'casex' statement within description;

[2] there is no duplication or overlapping of 'case' items;

[3] triangle structure can be obtained (by columns replacing) => violation (message-2).

```
reg [5:0] sel;
. . .
casex ( sel )
    6'bxxxxx0: ...
    6'bxxx0x1: ...
    6'bxx01x1: ...
    6'b0x11x1: ...
6'b1x1101: ...
    6'b101111: ...
    default : ...
endcase
/* could be virtually transformed to
6'bxxx011: ...
6'bxx0111: ...
    6'bx01111: ...
    6'b011111: ...
default : ...
endcase
*/
```

2.8.5 Description relying on parallel_case is prohibited (Verilog only)

STARC_VLOG 2.8.5.1

RULE NAME	Do not force parallel_case in a case statement directive that depends on a particular logic synthesis tool (Verilog only)				
MESSAGE	Do not forc tool. RTL ar	Do not force 'parallel_case' directives that depend on particular logic synthesis tool. RTL and post-synthesis simulation results may differ.			
PROBLEM DESCRIPTION	tool. RTL and post-synthesis simulation results may differ. In Verilog-HDL syntax, case statements are processed in order from the top line by a sequent process. If there are no overlaps in the clause described in the case statement, the log synthesis tool interprets the values to be parallel and generates a circuit with no priority. If the is a duplicated value of clauses, the values are interpreted as a sequential process and a circ with a priority is generated. If Design Compiler directive //synopsys parallel_case specified, values will be forcibly treated as parallel case even if there are overlapping value. Therefore, there is a possibility of the RTL simulation results and gate level simulation result differing. So it is not recommended to use the directive. If the circuit is to be operated in parallel, a case statement without overlapping items should used. If it is to be operated in priority, process should be described with help of an if-else construction.				
	LEVEL				
CHECKER BEHAVIOR	Checker verifi – if pra	es case, casex, casez statements: gma //synopsys parallel_case presents => violation			

EXAMPLE-1: [1] pragma //synopsys parallel_case is used => violation



RULE NAME	Do not describe fixed values in the selection expression of a case statement		
MESSAGE	Selection expression of the case statement should not be constant.		
PROBLEM DESCRIPTION	Constant selection expression is used with variable case clauses to get priority decovariable case items violates rule $2.8.5.3$. If selection expression and case clauses are then description does not have sense because same branch is always executed statement is optimized by synthesis tool.		
	LEVEL	RECOMMENDED 1	
CHECKER BEHAVIOR	Checker verifies case, casex, casez statements if selection expression is constant (or constant expression) => violation 		

EXAMPLE-1: [1] selection expression of case statement is constant (parameter expression) => violation.



RULE NAME	Do not describe variables (or the expression a + b) in the clause of a case statement		
MESSACE	Case statement contains variable case clauses.		
MESSAGE	DETAIL	Case clause expression is not constant: "{CaseClauseExpr}".	
PROBLEM DESCRIPTION	Variable case clauses may easily lead to items overlapping. In such situation case can not be treated as parallel and circuit with priority is generated by synthesis tool.		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker verifies case, casez, casez statements		
	-	if case item is variable => violation.	

EXAMPLE-1: [1] case statement contains variable case clauses => violation;

[2] there are two variable case items: signal is used as case item, expression with signal and parameter (result of expression is variable).



RULE NAME	Do not describe logical operations and arithmetic operations in the selection expression of a case statement (Verilog only)		
MESSAGE	Do not describe logical operations and arithmetic operations in the selection expression of a 'case' statement.		
PROBLEM DESCRIPTION	Logical or arithmetic operations in 'case' selection expression make it less obvious and take n time to debug and understand. Moreover, such operations may affect the length of the result. example, logical operation with vectors returns one-bit result, while using logical operation car simply a misprint. It is safer to assign the expression to some temporary signal with expli defined width (bit widths in assignments are checked by another rules), and then use this signal solely as the condition for a 'case' selection expression.		
	LEVEL	RECOMMENDATION 2	
CHECKER BEHAVIOR	Checker verifies selection expression of case statements: – if arithmetic and logical operations is detected => violation Note: index (bit- or part-selection) expressions are excluded from checking		

EXAMPLE-1: [1] logical operation is used in selection expression of case statement => violation

case(sel1 🔟 sel2)	,	
*	Do not describe logical operations and arithmetic operations in the	
1'b0: out1 = in1;	selection expression of a 'case' statement.	
1'b1: out1 = in2;		

endcase

EXAMPLE-2: [1] bit-wise operation is used in selection expression => no violation

```
case( sel1 ⊥ sel2 )
    1'b0: out1 = in1;
    1'b1: out1 = in2;
```

endcase

EXAMPLE-3: [1] logical and arithmetic operations are used in selection expression => violation Note: only one message generated for one case statement

```
      case ( sel1 <u>&&</u> sel2 <u>+</u> sel3 )
      Do not describe logical operations and arithmetic operations in the

      1'b0: out1 = in1;
      Selection expression of a 'case' statement.

      1'b1: out1 = in2;
      Selection expression of a 'case' statement.
```

endcase

2.8.6 Beware of nesting in which if statements and case statements coexist (2.8.4 in the VHDL version)

STARC_VLOG 2.8.6.1

RULE NAME	When complex nested if statements and case statements co-exist, it is more advantageous to have fewer conditionals with multiple matches than fewer matches with multiple conditionals		
MESSAGE	'case' statement contains multiple 'if' statements with the same structure - possibility of generating a redundant and larger circuit exists. Description of one 'if' statement with multiple conditional branches, containing one 'case' statement per branch, is recommended (state machine description is an exception).		
PROBLEM DESCRIPTION	With nesting where 'if' statements and case statements coexist, it is more advantageous to have fewer 'if' conditionals with multiple matches in 'case' statements. When starting the description, try to describe using this structure if possible. There is chance that both descriptions (with multiple 'case' statements and with multiple 'if' statements) will infer the same optimal circuit. But when describing one 'case' statement, containing 'if' statement with multiple conditional branches per each item possibility of generating redundant logic increases. However, in cases where coding in this manner might increase the amount of code, it would result in an increased number of input signals. This could result in worse circuit performance. Circuit structure should be kept in mind when creating descriptions.		
	debugging difficult. State machines are an exception to this recommendation; following it also lowers the quality of results, especially area.		
	LEVEL RECOMMENDATION 3		
CHECKER	Checker detects detect 'case', 'casex', casez' statements:		
BEHAVIOR	 if statements satisfy following conditions: 		
	 every 'case' item contains only one 'if' statement; 		
	 – 'if' statements have same branch structure; 		
	 note: if 'case' statement has 'default' clause: 		
	 if default clause is optimized => the clause is not verified at all; 		
	 default clause is not optimized: 		
	 'default' contains only 'if' statement with the same structure => the clause is considered as item; 		
	 otherwise => the clause is not considered; 		
	 number of case items is calculated (CASE_ITEM_COUNT) calculate the number 'if' branches (IF_BRANCH_COUNT): 		
	 if CASE_ITEM_COUNT belongs to [CASE_ITEM_MIN:CASE_ITEM_MAX] range and IF_BRANCH_NUM belongs to [IF_BRANCH_MIN:IF_BRANCH_MAX] range => violation 		
	 exception: if 'if' statements has parallel structure (exclusive conditions) => such situations are skipped: 		
	if (A && !B) statement1 else if (B && !A) statement2; Note: parameters CASE_ITEM_MIN, CASE_ITEM_MAX, IF_BRANCH_MIN, IF_BRANCH_MAX define ranges (of 'case' items number and 'if' branch number) to be verified by the checker. Default parameters values:		
	– CASE_ITEM_MIN = 8;		
	– CASE_ITEM_MAX = 0;		
	– IF_BRANCH_MIN = 1;		
	– IF_BRANCH_MAX = 4.		

RULE NAME	When complex nested if statements and case statements co-exist, it is more advantageous to have fewer conditionals with multiple matches than fewer matches with multiple conditionals
	'0' (or negative) value means that bound is not set.

EXAMPLE-1: [1] every 'case' item contains only one 'if' statement;

[2] every 'if' statement has the same branch structure;

[3] CASE_ITEM_COUNT = 4 (belongs to [0:4]), IF_BRANCH_NUM = 3 (belongs to [1:4]) => violation.

Note: parameters values are default ones except CASE_ITEM_MIN, its value is set to 4 to simplify the example.

```
'case' statement contains multiple 'if' statements with the same
structure - possibility of generating a redundant and larger circuit
exists. Description of one 'if' statement with multiple conditional
branches, containing one 'case' statement per branch, is
recommended (state machine description is an exception).
2'b00: if (a) statement1 else if (b) statement2 else statement3;
2'b01: if (a) statement4 else if (b) statement5 else statement6;
2'b10: if (a) statement7 else if (b) statement8 else statement9;
2'b11: if (a) statement10 else if (b) statement11 else statement12;
```

```
endcase
```

EXAMPLE-2: [1] every 'case' item contains only one 'if' statement;

[2] every 'if' statement has the same branch structure;

[3] 'default' clause contains 'if' statement with same structure, but 'default' is optimized (all possible values of signal sel are listed within 'case' items);

[3] CASE_ITEM_COUNT = 4 (does not belong to [0:5]) => no violation.

Note: parameters values are default ones except CASE_ITEM_MIN, its value is set to 5 to simplify the example.

```
reg [1:0] sel;
```

```
case ( sel )
    2'b00: if (a) statement1 else statement2;
    2'b01: if (a) statement3 else statement4;
    2'b10: if (a) statement5 else statement6;
    2'b11: if (a) statement7 else statement8;
    default: if (a) statement9 else statement10;
endcase
```

2.9 for statements

2.9.1 Do not use for statements other than for simple repeating statements

STARC_VLOG 2.9.1.1

RULE NAME	Do not statement	use for s.	statements	other	than	for	simple	repeating
MESSAGE	'for' statement infers cascade logic. Such descriptions are dangerous because logic synthesis tools could create improper balanced tree structure. It is recommended to avoid 'for' statements other than simple repeating statements.							
PROBLEM DESCRIPTION	'for' statement should be used only for simple repeating. When parity check circuit is described, balanced tree structure is inferred according to the timing constraints. In case when sets of assignment source and target intersect (see the examples below) cascade logic is generated. Balanced tree structure would be inferred depending on the timing constraints of the logic synthesis tool, but if this series is too long, it is uncertain whether the tree structure would be inferred properly.LEVELRECOMMENDATION 2							
	Checker scans blocking procedural assignments ('=') within 'for' loops:							
CHECKED	 if in the same procedural assignment the set of right-hand side (RHS) signals (after loop unrolling) intersects with the set of left-hand side (LHS) signals => violation 							
BEHAVIOR	Note: if the RHS of an expression is single signal or the signal from the same iteration => no							
	violation:							
	for (i out	= 0; i <=3 = out;	; i = i + 1)					

EXAMPLE-1: [1] the set of RHS signals intersects with the set of LHS signals (index from another iteration is used) => violation

<pre>for (i = 0; i <= 3; i = i + 1 out[i] = out[i+1];</pre>)	'for' statement infers cascade logic. Such descriptions are dangerous because logic synthesis tools could create improper balanced tree structure. It is recommended to avoid 'for' statements other than simple repeating statements.	
		simple repeating statements.	I

EXAMPLE-2: [1] the set of RHS signals intersects with the set of LHS signals (variable itself is used as RHS and LHS) => violation

<pre>for (i = 0; i <= 3; i = i + 1) <u>out = out ^ some_sig[i];</u></pre>	3
--	----------

EXAMPLE-3: [1] the set of RHS signals does not intersect with the set of LHS signals => no violation.

STARC_VLOG 2.9.1.2

RULE NAME	Initial value and conditions of for statement should be constant, in addition do not change the values within a loop variable		
	Initial value,	condition and increment of the 'for' statement should be constant	
MESSAGE-1	DETAIL-1	Loop variable initialization value is not a constant	
	DETAIL-2	Conditional expression does not contain a comparison operator	
	DETAIL-3	Loop variable must be compared with a constant	
	DETAIL-4	Loop step expression does not contain an arithmetic operator	
	DETAIL-5	Loop step expression must operate with the loop variable and a constant	
MESSAGE-2	Loop variab the same.	le is not the same in all parts of the 'for' statement, while it should be	
MESSAGE-3	Loop variab	le is modified within a 'for' statement. It is allowed to modify loop y in the incremental part of the 'for' statement.	
PROBLEM DESCRIPTION	 'For' statements define loop iteration by numerically increasing the index variable. It is described by using following form: for (initialization_expression; conditional_expression; loop_step_expression) begin // statement body end that should be described carefully to synthesize a good circuit. Following rules should be considered when describing 'for' statement: loop variable should be initialized with a constant in the initialization expression loop iteration conditional expression should be comparison with a constant loop step increment should be an expression with arithmetic operator operating with loop variable and constant loop variable should be the same in all parts of 'for' statement loop variable should not be modified within a 'for' statement body Using these principles minimize possible problems with synthesis tools, since violation of these principles leads either to synthesis failure or inappropriate results. 		
CHECKER BEHAVIOR	LEVEL RULE Checker verifies all constraints of this problem: - - initial value, condition and increment should be constant - if initialization value is not a constant => violation message-1 and detail-1 - if conditional expression doesn't contains comparison operator => violation message-1 and detail-2 - if conditional expression is comparison, but not of the loop variable and constant violation message-1 and detail-3 - if loop step expression doesn't contains an arithmetic operator => violation message-1 and detail-4 - if loop step expression contains an arithmetic operator => violation message-1 and detail-4 - if loop step expression contains an arithmetic operator but operates not with variable and constant => violation message-1 and detail-5 - if loop variable is not same in all parts of 'for' statement => violation message-2 - loop variable is variable assigned in the initialization expression - if loop variable is modified within 'for' statement body => violation message-3		

EXAMPLE-1: [1] loop variable initialization value is not a constant => violation (message-1, detail-1);

	initial value, condition and increment of the 'for' statement should be
	constant
<pre>for(i = REG A; i < 100; i = i + 1) </pre>	Loop variable initialization value is not a constant
end	

EXAMPLE-2: [1] conditional expression doesn't contains comparison operator => violation (message-1, detail-2);

<u>for</u> (i = 0; <u>i + 100</u> ; i = i + 1) begin ACCUM = ACCUM + i:	initial value, condition and increment of the 'for' statement should be constant	
end	Conditional expression does not contain a comparison operator	1111
EXAMPLE-3: [1] loop variable is compared not v	vith a constant => violation (message-1, detail-3)	
for (* i = 0; <u>i < REG A</u> ; i = i + 1) begin	initial value, condition and increment of the 'for' statement should be constant	
accum = accum + 1;	Loop variable must be compared with a constant	1

EXAMPLE-4: [1] loop step expression doesn't contains an arithmetic operator => violation (message-1, detail-4); [2] loop variable is modified within the loop body => violation (message-3);

[3] loop variable is compared with parameter in the conditional expression => no violation

parameter N = 100;	initial value, condition and increment of the 'for' statement should be constant	1 1 1 1
for (i = 0; i < N; <u>i = i</u>) begin	Loop step expression doesn't contain an arithmetic operator	1
ACCUM = ACCUM + i; $\underline{i = i + 1}; \leftarrow$ end	Loop variable is modified within a 'for' statement. It is allow ed to modify loop variable only in the incremental part of the 'for' statement.	

EXAMPLE-5: [1] loop step expression operates with loop variable and not a constant => violation (message-1, detail-5)

for($i = 0$; $i < 100$; $\underline{i = i + REG A}$) be	gin
ACCUM = ACCUM + i;	Loop step expression must operate with the loop variable and a constant
EXAMPLE-6: [1] loop variable is not the same	in initialization and loop step expression => violation (message-3)
<pre>for (i = 0; i < 100; j = i + 1) begin</pre>	Loop variable is not the same in all parts of the 'alw ays' statement, w hile should be the same

Limiting loop-variable operation in for statements 2.9.2

STARC_VLOG 2.9.2.1

RULE NAME	Do not describe any arithmetic operations other than with loop variable and constant		
MESSAGE	Argument of an arithmetic operation inside the loop is not a loop variable or a constant.		
	DETAIL	{ObjectClass} "{ObjectName}" is not a loop variable or a constant	
PROBLEM DESCRIPTION	<pre>Consider following code: for (i = 0; i <= 15; i = i + 1) begin</pre>		
CHECKER BEHAVIOR	– if any Note-1: violati constant index Note-2: loop v in the initializa their nesting).	ariable is such signal (or signals which comprise a concatenation) that is assigned tion expression of the 'for' statement (and all upper-level 'for' statements in case of	

EXAMPLE-1: [1] 'for' loop contains an arithmetic operation with loop variable and parameter => no violation

```
parameter INC = 1;
for( i = 0; i < 8; i = i + 1 ) begin</pre>
    RES[i] = i + INC;
```

end

EXAMPLE-2: [1] 'for' loop contains an arithmetic operation with signals (neither loop variable nor constant) => violation;

[2] different classes "{ObjectClass}" are demonstrated (port and signal)

```
_ Argument of an arithmetic operation inside the loop is not a loop
input [3:0] INP A;
reg [3:0] REG_B; --
                                              variable or a constant.
                                                                - - -
     <u>for</u>(i = 0; i < 8; i = i + 1) begin,-----
                                                               ---- Port "INP_A" is not a loop variable or a constant
          RES[i] = INP \vec{A} * REG B;
                                  · ~ .
     end
                                              - Signal "REG_B" is not a loop variable or a constant
```

EXAMPLE-3: [1] embedded 'for' contains an arithmetic operation with upper-level loop variable and constant => no violation;

[2] upper-level 'for' contains an expression with arithmetic and non-arithmetic operators => violation for arguments (that are not loop variables or constants) of arithmetic operators only

<pre>for(i = 0; i < 8; i = i + 1) begin</pre>	Argument of an arithmetic operation inside the a loop is not a loop variable or a constant	
<pre>RES[i] = A B C + i; for(j = 0; j < 4; j = j + 1) be TMP[j] = i + j - 1;</pre>	jīn - Signal "C" is not a loop variable or a constant	'
end end		

STARC_VLOG 2.9.2.2

RULE NAME	Do not describe any logical or relational operations other than with loop variables and constants		
MESSAGE	Argument of a {OperationType} operation inside the loop is not a loop variable of a constant. Such descriptions should be avoided because they could lead to decrease of the circuit operation speed.		
	DETAIL {ObjectClass} "{ObjectName}" is not a loop variable or a constant.		
PROBLEM DESCRIPTION	DETAIL {ObjectClass} "{ObjectName}" is not a loop variable or a constant. Consider following code: for (i = 0; i <= 8; i = i + 1) begin if (i <= sel) g[i] <= data[i]; end 'for' statement contains a relational operation not with loop variable. If a relational operator exis in 'for' statement, a comparison circuit is created for loop count in the same way as an arithmer operation thereby resulting in a degradation of circuit quality. Even if loop count is limite generated circuits may be lined up in a series according to the loop count in a 'for' statement an operation speed decreases in the circuit in this case. Therefore, it is recommended to avoid describing relational operations and logical operation in 'for' statement. Description which contains relational operations may be rewritten using 'case' statement to avoid described problems. Considered example may be rewritten in the following way: case (sel) 3'b000 : q[0] <= data[0]; 3'b010 : q[1:0] <= data[1:0]; 3'b010 : q[2:0] <= data[2:0]; 3'b101 : q[3:0] <= data[3:0]; 3'b101 : q[5:0] <= data[5:0]; 3'b101 : q[5:0] <= data[5:0]; 3'b101 : q[5:0] <= data[6:0]; 3'b101 : q[5:0] <= data[6:0]; 3'b101 : q[5:0] <= data[7:0]; default : q <= 8'bxxxxxxxxx; endcase		
	If logical operation exist within 'for' statement degradation of circuit quality may be avoided by using 'case' statement in the described way. Also such common expression may be kept outside 'for' statement (see <u>2.9.2.1</u> for details).		
	LEVEL RECOMMENDATION 3		
CHECKER BEHAVIOR	Checker scans for loops and detects expressions, where relational ('>', '<', '>=', '<=') or logical ('&&', ' ', '!') operation is used::		

EXAMPLE-1: [1] logical operation detected within 'for' loop;

[2] both arguments of the operation are signals => violation.

			٦
reg	[8:0] A;	Argument of a logical operation inside the loop is not a loop variable or	I.
reg	[8:0] B;	a constant. Such descriptions should be avoided because they could	i
for	i = 0; i < 8; i = i + 1) begin	lead to decrease of the circuit operation speed.	j
`	,, ,, , ,		
-	$RES[i] = \underline{A[i]} \mid \underline{B[i]};$		
end	•	Signal "B" is not a loop variable or a constant.	i I
			1
	```````````````````````````````````````	Signal "A" is not a loop variable or a constant.	I I

EXAMPLE-2: [1] relational operation detected within 'for' loop;

[2] arguments of the operation are loop variable and parameter => no violation.

end

# STARC_VLOG 2.9.2.3

RULE NAME	The range of the number of loops is up to 10 if operating logically or relationally other then with loop variables and constants				
MESSAGE-1	The range of the number of loops is {LoopNumber}. When 'for' loop description infers comparison circuit, it is recommended to limit the loop variable to up to {LOOP_NUMBER} times to avoid a decrease in circuit quality.				
MESSAGE-2	The range of the number of loops could be greater than recommended value {LOOP_NUMBER}. When 'for' loop description infers a comparison circuit, it is recommended to limit the loop variable to avoid a decrease in circuit quality.				
PROBLEM DESCRIPTION	If a relational operator exists in 'for' statement, a comparison circuit is created for loop count in the thereby resulting in a degradation of circuit quality. The same situation occurs with arithmetic operations. If description using such operations can not be rewritten, limit the loop variable to up to 10 times in order to avoid a decrease in circuit quality (see also 2.9.2.2).				
	LEVEL RECOMMENDATION 1				
	Checker scans 'for' loops for relational or logical operations other than with loop variables and constants (see $2.9.2.2$ ):				
	<ul> <li>if it is possible to calculate the range between initial value and iteration condition:</li> <li>if the range is presented there is 0.000 MUMPER presented using the scientific structure of the science of the scienc</li></ul>				
CHECKER	<ul> <li>If the range is greater than LOOP_NOMBER parameter value =&gt; violation (message-1);</li> </ul>				
BEHAVIOR	<ul> <li>if the initial value or the iteration condition are expressions with signals, variables =&gt; violation (message-2).</li> </ul>				
	Note-1: value of LOOP_NUMBER parameter is defined in configuration file (default value is 10).				
	Note-2: this checker triggers concurrently with <u>2.9.2.2</u> .				
EXAMPLE-1:	[1] relational operation detected within 'for' loop;				
	[2] arguments of the operation are loop variable and signal; [3] range between initial value and iteration condition is greater than LOOP. NUMBER parameter				
	value ( by default ) => violation (message-1).				
<b>reg</b> [15:0] A	;				
<u>for</u> ( i = 0; begin	i < 16; i = i + 1) The range of the number of loops is 16. When 'for' loop description infers comparison circuit, it is recommended to limit the loop variable to				
if end	( <u>i &lt;= B</u> ) RES[i] = A[i];				
EXAMPLE-2:	[1] relational operation detected within 'for' loop;				
[2] arguments of the operation are loop variable and signal;					
[3] range between initial value and iteration condition is 8 (loop variable step is 2), this nur less than LOOP_NUMBER parameter value ( by default ) => no violation.					
<b>reg</b> [15:0] A	;				
<pre><u>for( i = 0;</u> begin</pre>	i < 16; i = i + 2 )				
if	$\left(\begin{array}{c} \underline{i} \leq \underline{B} \end{array}\right)$ RES[i] = A[i];				
EXAMPLE-2:	[1] logical operation detected within 'for' loop;				
	[2] both arguments of the operation are signals;				
Note: LOOP_NUMBER parameter value is set to 5.					

<pre>reg [8:0] A; reg [8:0] B; reg loop_range;</pre>	The range of the number of loops could be greater than recommended value 5. When 'for' loop description infers a comparison circuit, it is recommended to limit the loop variable to avoid a decrease in circuit quality.	
RES[i] = <u>A[i]    B[i]</u> ; end		

Verilog HDL RTL Design Style Checks

### STARC_VLOG 2.9.2.4

RULE NAME	Use for-loop separately from the reset part and the logic part		
MESSAGE	Detected use of the asynchronous reset and logic parts in the same for loop statement. Use for loop statement separately from the reset and the logic parts, because such description may not be supported by synthesis tools.		
	DETAIL	'for' statement includes asynchronous reset and logic parts.	
PROBLEM DESCRIPTION	Describing flip-flops with asynchronous controls within the same 'for' loop statement is not recommended. Such style is not supported by all synthesis tools and may lead to undesirable circuit to be generated. To fix the problem control and logic part should be put to different 'for' statements.		
	LEVEL	RULE	
CHECKER BEHAVIOR – if asynchronous set/reset synchronous part => violat		s 'always' statements those infer flip-flops and include 'for' loops: /nchronous set/reset condition is used inside the same 'for' loop statement with nronous part => violation	

EXAMPLE-1: [1] reset part and logic part are in the same 'for' loop => violation.

```
always @(posedge clk or posedge rst)
 Detected use of the asynchronous reset and logic parts in the same
 for loop statement. Use for loop statement separately from the reset
 for (i = 0; i <= 3; i = i + 1)</pre>
 and the logic parts, because such description may not be supported
 begin
 k
 by synthesis tools.
 if (rst)
 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
 - - - - - - - - - -
 out[i] <= 1'b0;
 else
 'for' statement includes asynchronous reset and logic parts.
 out[i] <= data[i];</pre>
 end
```

EXAMPLE-2: [1] separate 'for' loops with reset and logic parts => no violation.

### 2.10 Operator description

### 2.10.1 Order of operators and assignment of 'x'

### STARC_VLOG 2.10.1.4

RULE NAME	Do not compare with 'x' or 'z'		
MESSAGE	Comparison operand contains: {ExprValue}. Do not compare with 'x' or 'z'.		
PROBLEM DESCRIPTION	Comparison operators may return 1 if the expression is true and 0 if the expression is false. But if there are any 'x' or 'z' bits in the operands the the result becomes unknown and expression takes the value 'x'. So do not compare with 'x' or 'z' to get correct comparison results. Moreover, comparison with 'x' is ignored in logic synthesis tools.		
CHECKER BEHAVIOR	Checker scans comparison operators ==, !=, <, <=, >, >= and verifies only expressions that contain signals on one of the sides (pure constant expressions are optimized at the compilation or elaboration stage): <ul> <li>if another side contains constants, which includes 'x' or 'z' bits (3'bxxx, 'bz, 2'bx0, etc) =&gt; violation</li> </ul>		

EXAMPLE-1: [1] signal is compared with value containing one 'z' bit => violation

EXAMPLE-2: [1] loop variable is compared with 32 bits in length unknown value => violation

for	( i = 0; i <= <u>'bx</u> ; i = :	- 1 )
	•••	Comparison operand contains: 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Do not compare w ith 'x' or 'z'.

### STARC_VLOG 2.10.1.5

MESSAGE       An assignment with an 'x' in the right-hand side is detected. The results of RTL and post-synthesis simulation may not match.         PROBLEM       Assigning 'x' is treated as don't-care, and logic synthesis tools generate a circuit with an unknown value (either 0 or 1). This leads to a simulation result mismatch between RTL and gate-level. This kind of description is risky and should be avoided. The exception is the use of case statements and default clauses. If the unknown value 'x' is assigned to the output of the default clause, it is regarded as don't-care and a non-determined value is output due to the optimization result Setting a non-determined value can usually decrease the size of the circuit more than setting a fixed value in the default clause does. From the simulation point of view, assignment of 'x' in the default clause helps to find missing case clauses and bad case selection expression values 'x' is assign on.         LEVEL       RULE         CHECKER       Checker scans Verilog assignments:         -       procedural: blocking (=), non-blocking (<=);         -       continuous: assign, force statement;         -       initialization assignments:         -       initialization assignments:         -       initialization assignments:         -       if right hand side contain only constants and unknown value ('x' or 'z') is used =>	RULE NAME	Do not assign 'x' except for the default clause of a case statements		
PROBLEM       Assigning 'x' is treated as don't-care, and logic synthesis tools generate a circuit with an unknown value (either 0 or 1). This leads to a simulation result mismatch between RTL and gate-level. This kind of description is risky and should be avoided. The exception is the use of case statements and default clauses. If the unknown value 'x' is assigned to the output of the default clause, it is regarded as don't-care and a non-determined value is output due to the optimization result Setting a non-determined value can usually decrease the size of the circuit more than setting a fixed value in the default clause does. From the simulation point of view, assignment of 'x' in the default clause helps to find missing case clauses and bad case selection expression values ('x propagation).         LEVEL       RULE         CHECKER       Checker scars Verilog assignments:         -       procedural: blocking (= ), non-blocking (<=);         -       continuous: assign, force statement;         -       initialization assignments:         -       initialization assignments:         -       initialization assignments:         -       initialization assignments:         -       if right hand side contain only constants and unknown value ('x' or 'z') is used =>	MESSAGE	An assignment with an 'x' in the right-hand side is detected. The results of RTL and post-synthesis simulation may not match.		
LEVEL       RULE         Checker scans       Verilog assignments:         -       procedural: blocking (=), non-blocking (<=);         -       continuous: assign, force statement;         -       initialization assignments         Checker verifies       detected assignments:         -       if right hand side contain only constants and unknown value ('x' or 'z') is used =>	PROBLEM DESCRIPTION	Assigning 'x' is treated as don't-care, and logic synthesis tools generate a circuit with an unknow value (either 0 or 1). This leads to a simulation result mismatch between RTL and gate-level. This kind of description is risky and should be avoided. The exception is the use of case statement and default clauses. If the unknown value 'x' is assigned to the output of the default clause, it regarded as don't-care and a non-determined value is output due to the optimization result Setting a non-determined value can usually decrease the size of the circuit more than setting fixed value in the default clause does. From the simulation point of view, assignment of 'x' in the default clause helps to find missing case clauses and bad case selection expression values ('propagation).		
CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR Checker verifies detected assignments Checker verifies detected assignments: - if right hand side contain only constants and unknown value ('x' or 'z') is used =>		LEVEL	RULE	
violation	CHECKER BEHAVIOR	Checker scans Verilog assignments: <ul> <li>procedural: blocking ( = ), non-blocking (&lt;=);</li> <li>continuous: assign, force statement;</li> <li>initialization assignments</li> </ul> <li>Checker verifies detected assignments: <ul> <li>if right hand side contain only constants and unknown value ('x' or 'z') is used =&gt;</li> </ul> </li>		

EXAMPLE-1: [1] unknown value is used in continuous assignment => violation

```
assign {out1,out2} = {in1, {2{<u>1'bx</u>}}, in2}
An assignment with an 'x' in the right-hand side is detected. The
results of RTL and post-synthesis simulation may not match.
```

**EXAMPLE-2:** [1] unknown value is used in assignment in case item => violation

```
case (sel)
 2'b01 : out1 = 2'0x;
 2'b10 : out1 = 2'11;
 default : out1 = 2'00;
endcase
```

EXAMPLE-3: [1] unknown value is assigned in default clause => no violation

```
case (sel)
 2'b01 : out1 = 2'00;
 2'b10 : out1 = 2'11;
 default : out1 = 2'xx;
endcase
```
RULE NAME	Do not us	Do not use values including 'x' or 'z'				
MESSAGE	Illegal cons	Illegal constant: {ExprValue}. Do not use values containing 'x' or 'z'.				
PROBLEM	A value that includes 'x' or 'z' is correct in terms of syntax, but errors will occur when using logic synthesis tools because value is unknown (may be 0 or 1). So do not use such values.					
DESCRIPTION	LEVEL	RULE				
CHECKER BEHAVIOR	Checker scans description for constant operands containing 'x' or 'z' values: <ul> <li>if pure constant assignment =&gt; no violation (see 2.10.1.5)</li> <li>if comparison operators (==, !=, &lt;, &lt;=, &gt;, &gt;=) =&gt; no violation (see 2.10.1.4)</li> <li>if case equality operators (===, !==) =&gt; violation</li> <li>if increment/decrement loop variable =&gt; violation</li> <li>if non-constant assignment (containing signals in RHS) =&gt; violation</li> <li>Note-1: expressions in initialization assignments are also checked.</li> </ul> Note-2: implicit comparison operators are also considered (it is allowed by Verilog language to specify pure constant expression in the if condition, case selection expression, ternary condition)					

EXAMPLE-1: [1] unknown value is used in the expression assigned in default clause of case statement (second argument is signal) => violation;

[2] pure constant expression (only one constant) which contains unknown values is assigned => no violation;

[3] pure constant expression (constant and parameter) which contains unknown values is assigned => no violation

```
parameter p = 3'b101;
reg tmp;
...
case (sel)
 1'b0: out1 <= 3'bxxx;
 1'b1: out1 <= <u>3'bzzz & p</u>;
 default: out1 <= tmp + <u>3'bxxx</u>;
endcase
```

EXAMPLE-2: [1] increment loop variable expression contains unknown value => violation

integer i;
for (i = 0; i < 7; i = i + 1'bx)
....
Illegal constant: 1'bx. Do not use values containing 'x' or 'z'.</pre>

EXAMPLE-3: [1] unknown value is used in the expression in initialization assignment => violation

reg [1:0] tmp1; reg [1:0] tmp2 = <u>2'b1x</u> & tmp1;

#### EXAMPLE-4: [1] implicit comparison with one bit unknown value => violation

assign out1 = (<u>1'bx</u>) ? in1 : in2 ;

# 2.10.3 Match the bit width of the left side and the right side (Verilog only)

# STARC_VLOG 2.10.3.1

RULE NAME	Clearly match the bit widths of the right side and the left side of relational operators (Verilog only)				
MESSAGE	Right side bit width "{RHSWidth}" of relational operator "{OpName}" does not match to bit width "{LHSWidth}" of the left side. Use equal bit widths to avoid confusion.				
PROBLEM DESCRIPTION	When two operands of different bit lengths are used and one or both of the operands is unsigned, the smaller operand is zero filled on the most significant bit side to extend to the size of the larger operand. Such extension may easily lead to mistakes or misunderstanding. Clearly match the bit widths of the right side and the left side of relational operators to avoid any confusions.				
	LEVEL	RECOMMENDATION 2			
	Checker detects relational operators (<, >, <=, >=):				
CHECKER BEHAVIOR	<ul> <li>if argument bit width at the right side do not match to bit width of argument at the left side =&gt; violation.</li> </ul>				
	Note: bit widths of decimal constants are defined by their values; violation is issued only for decimal constants that are wider than other side of comparison (narrower decimal constants are allowed).				

EXAMPLE-1: [1] argument bit width at the right side do not match to bit width of argument at the left side => violation

wire	[7:0]	W_SI	LOT_A;				Right sid	le bit w	idth "6" (	of rela	ational operator	"<" does not	match to bit
wire	[5:0]	W SI	LOT B;		1		width "8	of the	e left side	e. Use	e equal bit width	s to avoid co	onfusion.
wire	[7:0]	W SI	LOT C;										
wire	[7:0]	W_OF	२;	1									
				¥									
assig	<b>m</b> W_O	R =	(W_SLOT_	A ≦ W_S	LOT_B)	? (W	_SLOT_A	W_	SLOT_B)	:	(W_SLOT_A	W_SLOT_C)	

RULE NAME	Match the bit width of the assignment signal and the operand of logical operators (Verilog only)					
MESSAGE-1	Bit-wise expression width "{ExprWidth}" is {CompareResult} than bit width "{DestWidth}" of the assignment destination. Match bit widths exactly when using bit-wise operators.					
	DETAIL	Bit width of the argument is "{ArgBitWidth}"				
MESSAGE-2	Bit-wise exp when using	pression arguments have different bit width. Match bit widths exactly bit-wise operators.				
	DETAIL	Bit width of the argument is "{ArgBitWidth}"				
PROBI FM	Logical operator bit width should match to bit width of assignment destination. When bit width of right-hand-side it greater than bit width of assignment destination => upper bits of right-hand-side are truncated. Otherwise, when bit width of right-hand-side is less than bit width of assignment destination => upper bits of destination are filled with zeros.					
DESCRIPTION	Descriptions with different bit widths may be made inadvertently – they are implicit and readability of the description drops. Concatenations/part-selections should be used to describe filling/truncation explicitly.					
	LEVEL	RECOMMENDATION 1				
	Checker verifies each assignment ('=', '<=', 'assign') where right-hand-side is expression with bit- wise operators only:					
	_ i	f bit width of whole right-hand-side expression is greater than bit width of assignment target => violation (message-1: {CompareResult} = "greater", detail per each argument with erroneous bit width)				
CHECKER	- i	f bit width of whole right-hand-side expression is less than bit width of assignment arget => violation (message-1: {CompareResult} = "less", detail per each argument with erroneous bit width)				
BEHAVIOR	- i 1 2	f bit width of whole right-hand-side expression is equal to bit width of assignment arget => each argument of the expression is verified if it has less bit width than assignment destination (message-2 is displayed in case of violation with one detail per each erroneous argument)				
	Note-1: this ru checking is re	Ile can be dependent on parameters or hierarchical references => elaboration-time quired for such cases				
	Note-2: this of operators only hand-side is e operators)	checker verifies only cases where right-hand-side is an expression with bit-wise y. This is made intentionally, since checker 2.10.3.3 verifies cases where right- expression of other type (for example, an expression with bit-wise and arithmetical				

**EXAMPLE-1:** [1] right-hand-side expression contains bit-wise operators only;

[2] bit width of whole expression is greater than assignment destination bit width => violation (message-1);

[3] note: expression includes operands with equal, greater and less bit widths either;

<pre>wire [7:0] W_SLOT_A; wire [9:0] W_SLOT_B; wire [5:0] W_SLOT_C;</pre>	Bit-w ise expression w idth "10" is greater than bit w idth "8" of the assignment destination. Match bit w idths exactly w hen using bit-w ise operators.
wire [7:0] W_OR;	Bit width of the argument is "10"
	Jack Provide the argument is "6"
assign W_OR = W_SLOT_A   W_SLOT_B   W_SI	. <u>OT_C</u> ;

#### EXAMPLE-2: [1] right-hand-side expression contains bit-wise operators only; [2] bit width of whole expression is less than assignment destination bit width => violation (message-1); Bit-wise expression width "7" is less than bit width "8" of the wire [5:0] W SLOT B; ----- assignment destination. Match bit widths exactly when using bit-wise wire [6:0] W SLOT C; operators. wire [7:0] W_OR; -----_ _ _ _ _ _ _ -¹ Bit width of the argument is "6" assign W_OR = W_SLOT B | W_SLOT C; 🔪 ·-----Bit width of the argument is "7" EXAMPLE-3: [1] right-hand-side expression contains bit-wise operators only; [2] bit width of whole expression is equal to assignment destination bit width, but it contains

wire [5:0] W_SLOT_B; wire [7:0] W_SLOT_C; wire [7:0] W OR; Bit-w ise expression arguments have different bit width. Match bit widths exactly when using bit-wise operators. _ _ _ _ _ _ assign W_OR = W_SLOT_B | W_SLOT_C; Bit width of the argument is "6" .-----

operand with less bit width => violation (message-2);

**EXAMPLE-4:** [1] right-hand-side expression contains not only bit-wise operators => no violation of this rule even for operands with erroneous bit width (this is case for 2.10.3.3)

wire [7:0] W_SLOT_A; wire [5:0] W_SLOT_B; wire [8:0] W_SLOT_C; wire [7:0] W_OR;

assign W_OR = W_SLOT_B | W_SLOT_C ± W_SLOT_A;

RULE NAME	The bit width of the right-hand side of an assignment should not be wider than the left-hand side of the assignment (Verilog only)						
MESSAGE	Assignment width "{Des widths exac	Assignment source bit width "{SourceWidth}" is greater than destination bit width "{DestWidth}". Upper bits of the right-hand side will be truncated. Match bit widths exactly to improve the readability of the description.					
PROBLEM	When bit width of right-hand width of assign Descriptions w	When bit width of right-hand-side it greater than bit width of assignment destination => upper bits of right-hand-side are truncated. Otherwise, when bit width of right-hand-side is less than bit width of assignment destination => upper bits of destination are filled with zeros. Descriptions with different bit widths may be made inadvertently – they are implicit and readability					
	filling/truncation explicitly.						
	LEVEL	RECOMMENDATION 1					
	Checker verifies each assignment ('=', '<=', 'assign') where right-hand-side expression doesn't belong to the following set:						
	<ul> <li>pure function call (it is case for <u>2.1.3.2</u>)</li> </ul>						
	<ul> <li>signal/expression of integer type (it is case for <u>2.10.4.3</u>)</li> </ul>						
	<ul> <li>expression including bit-wise operators only (it is case for <u>2.10.3.2</u>)</li> </ul>						
CHECKER	<ul> <li>signal/expression of signed type (it is case for <u>2.10.6.2</u>)</li> </ul>						
BEHAVIOR	Checker works for all another cases (bit width of right hand side should be the same as bit width of assignment destination):						
	– if bit violat	width of right-hand-side expression is greater than bit width of assignment target => ion					
	Note-1: this ru checking is rea	le can be dependent on parameters or hierarchical references => elaboration-time quired for such cases					

EXAMPLE-1: [1] right-hand-side doesn't belong to the set (described in the ""checker behavior" section); [2] right-hand-side is wider than assignment target => violation

```
wire [7:0] W_SLOT_A;
wire [5:0] W_SLOT_B;
wire [8:0] W_SLOT_C;
wire [7:0] W_OR;
assign W_OR = W_SLOT_B | W_SLOT_C + W_SLOT_A;
Assignment source bit width "9" is greater than destination bit width

Assignment source bit width "9" is greater than destination bit width

width sexactly to improve the readability of the description.
```

EXAMPLE-2: [1] right-hand-side is wider than assignment target;

[2] right-hand-side belongs to the set (described in the "checker behavior" section): it is pure integer expression => no violation (it is case for 2.10.4.3);

integer		SLOT_A;
integer		SLOT_B;
reg	[15:0]	R_SUM;

assign R_SUM = SLOT_A + SLOT_B;

RULE NAME	The bit width of the right-hand side of an assignment should not be narrower than the left-hand side of the assignment (Verilog only)					
MESSAGE	Assignmen "{DestWidth bit widths e	Assignment source bit width "{SourceWidth}" is less than destination bit width "{DestWidth}". Upper bits of the right-hand side will be filled with zeroes. Match bit widths exactly to improve the readability of the description.				
	When bit widt bits of destina	h of a right-hand side is less than bit width of the assignment destination => upper tion are filled with zeros.				
PROBLEM DESCRIPTION	Descriptions work of the description	Descriptions with different bit widths may be made inadvertently – they are implicit and readability of the description drops. Concatenations should be used to describe filling explicitly.				
	LEVEL	RECOMMENDATION 2				
	Checker verifies each assignment ('=', '<=', 'assign') where right-hand-side expression doesn't belong to the following set:					
	– pure	function call (it is case for <u>2.1.3.2</u> )				
	– signa	al/expression of integer type (it is case for 2.10.4.3)				
	<ul> <li>expression including bit-wise operators only (it is case for <u>2.10.3.2</u>)</li> </ul>					
	<ul> <li>signal/expression of signed type (it is case for <u>2.10.6.2</u>)</li> </ul>					
CHECKER	Checker works for all another cases:					
DEINTION	– if bit viola	width of right-hand-side expression is less than bit width of assignment target => tion				
	Note-1: this rule can be dependent on parameters or hierarchical references => elaboration-tim checking is required for such cases.					
	Note-2: bit wi decimal const allowed).	dths of decimal constants are defined by their values; violation is issued only for ants that are wider than RHS of an assignment (narrower decimal constants are				

EXAMPLE-1: [1] bit width of RHS of continuous assignment is less then LHS => violation

input [3:0] in1; output [3:0] out2; assign out1 = in1[3:2];
Assignment source bit width "2" is less than destination bit width "2". Upper bits of the right-hand side will be filled with zeroes. Match bit widths exactly to improve the readability of the description.

**EXAMPLE-2:** [1] bit width of RHS, described in true condition part of ternary operator, is less then LHS => violation

input	[3:0]	<pre>in1;</pre>		Assignment source bit width "4" is less than destination bit width "8".
input	[7:0]	in2;		Upper bits of the right-hand side will be filled with zeroes. Match bit
output	[7:0]	out;		widths exactly to improve the readability of the description.
assign	out =	( in1 > in2	) ? in1 : in2;	

EXAMPLE-3: [1] bit width of RHS is less then LHS, but pure function call is used => no violation (2.1.3.2)

```
wire [32:0] a;
wire [32:0] b;
function [31:0] func;
 input integer a;
 ...
endfunction
```

**assign**  $b \equiv func(a);$ 

RULE NAME	Specify base format ('d,'b,'h,'o) for constants and keep them in mind (Verilog only)						
MESSAGE	Base is no format ('d, 'l	Base is not specified for "{ConstValue}". It is recommended to specify base format ('d, 'b, 'h, 'o) for all the numeric values.					
PROBLEM DESCRIPTION	If constant base format is not clearly specified it may be difficult to see whether it is decimal, hexadecimal, octal or binary number. If the numeric value is between 1 and 7, there is no problem, as value does not change regardless of the numeral system. Yet, as a practice, it is recommended to specify base format ('d, 'b, 'h, 'o) for all the numeric values in Verilog HDL.						
	LEVEL	RECOMMENDATION 2					
CHECKER BEHAVIOR	<ol> <li>Checker detects literal constants:         <ul> <li>if base format ('d, 'b, 'o, or 'h) is not specified for constant = &gt; violation</li> </ul> </li> <li>Checker skips following cases:         <ul> <li>cases for checker 1.1.4.8</li> <li>comparison in for statement</li> <li>index expressions</li> <li>delay expressions</li> </ul> </li> </ol>						

EXAMPLE-1: [1] constant without base specifier is a part of RHS of assignment => violation

assign D = ( A ^ 2'bl1 ) / <u>2'16;</u>

Base is not specified for "16". It is recommended to specify base format ('d, 'b, 'h, 'o) for all the numeric values.

RULE NAME	Specify b (Verilog o	it width for constants used in conditional expressions nly)			
MESSAGE	Bit width is	not specified for the constant: {ObjectValue}.			
PROBLEM DESCRIPTION	When arguments have different bit widths unexpected comparison results may be obtain. To avoid mistakes in conditional expressions using constants it is recommended to specify their bit widths explicitly.				
	LEVEL	RULE			
	Checker detects all conditional expressions:				
	<ul> <li>conditional expression in if, case, for statements</li> </ul>				
	<ul> <li>case statement clauses</li> </ul>				
	<ul> <li>conditional expression in ternary operator ?:</li> </ul>				
BEHAVIOR	– arguments of comparison operators ( <, <=, >=, >, ==, !=, ===, !== )				
	Checker verifies constants in detected expressions				
	– if bit v	width is not specified => violation			
	Note: for if cor specifier is not	iditional expression if integer argument is compared with decimal constant width t required			

EXAMPLE-1: [1] constant without bit width specified is used in conditional expression of if statement=> violation

```
reg in1;
always @(in1)
 if (in1 == 'd1)
 out1 = 1'b0;
else
 out1 = 1'b1;
```

EXAMPLE-2: [1] decimal constant without bit width specified is used in conditional expression of if statement, but compared argument has integer type => no violation

```
integer in1;
always @(in1)
 if (in1 == 'd<u>1</u>)
 out1 = 1'b0;
else
 out1 = 1'b1;
```

RULE NAME	Match the bit width of the value with the base number part (2'b) (Verilog only)				
MESSAGE	Bit width "{ConstantWidth}" of the value "{Value}" does not match the bit width "{BaseWidth}" of base number part. It is recommended to match bit widths clearly for all the constants and parameters unless there is a special reason not to do so.				
PROBLEM DESCRIPTION	If the value sp of the constan with zeros, it i constant, it is value properly	ecified in the constant bit width definition part is less than value bit width, upper bits t are truncated and information is lost. If it is less – upper bits of constant are filled s not really a problem but still care should be taken. Therefore, when specifying a better to match the value of the bit width definition part(2'b) and the bit width of .			
	LEVEL	RECOMMENDATION 2			
	Checker scans literal constant values defined with base number part:				
	<ul> <li>if constant bit width does not match to base number part =&gt; violation</li> </ul>				
CHECKER	Length of each digit in the constant is defined by its base:				
BEHAVIOR	<ul> <li>hexadecimal: 4 bits per digit</li> </ul>				
	– octal	: 3 bits per digit			
	Note:for deci bit width thar	mal constants violation is issued only when specified constant has greater base number part			

**EXAMPLE-1:** [1] constant 'b10' bit width matches to base number part 2 => no violation;

[2] constant 'd10' bit width does not match to base number part 2 => violation;

tmp = (in1 ^ <u>2'b10</u> ) + <u>2'd10</u>	Bit width "4" of the value "d10" does not match the bit width "2" of base number part. It is recommended to match bit widths clearly for all the constants and parameters unless there is a special reason not to do so.

EXAMPLE-2: [1] constant 'b0' bit width matches to base number part 4 => violation;

assign out1 = { <u>4'b0</u> , in1}	Bit width "1" of the value "b0" does not match the bit width "4" of base number part. It is recommended to match bit widths clearly for all the
	constants and parameters unless there is a special reason not to do
	\$0.

# 2.10.4 Take note of the different data types between the left and right sides (Verilog only)

## STARC_VLOG 2.10.4.1

RULE NAME	Do not use data types other than reg, wire and integer		
MESSAGE	Module "{ModuleName}" uses data types other than reg, wire and i not allowed in RTL description.		
	DETAIL	{ObjectClass} "{ObjectName}" has type: {TypeName}.	
PROBLEM DESCRIPTION	A Synthesis of different data types required special libraries and conversion functions. Moreover is not supported by all synthesis tools. It is recommended to use only reg, wire and integer of types to avoid unexpected synthesis results.		
	LEVEL	RULE	
	1) Checker verifies signal and function declarations:		
<ul> <li>if type is other than reg, wire or integer =&gt; viola</li> </ul>		e is other than reg, wire or integer => violation	
CHECKER BEHAVIOR	2) Checker verifies parameters:		
	<ul> <li>if parameter is not a vector ( i.e. has real type) =&gt; violation</li> </ul>		
	Note: vectors violate rule.	of reg/wire, arrays of reg/wire/integer, memories (array of vector of reg) do not	

EXAMPLE-1: [1] signal is declared with time type => violation

#### [2] parameter is declared with real type => violation

<pre>module top;  time time signal;</pre>	Module "top" uses data types other than reg, wire and integer. It is not allow ed in RTL description.	
parameter real param1-=-10.32;	Signal "time_signal" has type: time.	1
endmodule	Parameter "param1" has type: real.	

RULE NAME	Pay attention to bit widths when assigning an integer to reg or wire (Verilog only)		
MESSAGE-1	Right hand side of the assignment is 32-bit integer that is less than bit width "{DestWidth}" of left hand side. Upper bits of the left hand side will be filled with zeroes. It is recommended to match bit widths exactly.		
MESSAGE-2	Right hand side of the assignment is 32-bit integer that is greater than bit width "{DestWidth}" of left hand side. Upper bits of the right hand side will be truncated. It is recommended to match bit widths exactly.		
	Integers are 32-bit values. Close attention should be paid when assigning them to regs or wires. When bit width of right-hand-side it greater than bit width of assignment destination => upper bits of right-hand-side are truncated. Otherwise, when bit width of right-hand-side is less than bit width of assignment destination => upper bits of destination are filled with zeros.		
DESCRIPTION	Descriptions with different bit widths may be made inadvertently – they are implicit and readability of the description drops. Concatenations/part-selections should be used to describe filling/truncation explicitly.		
	LEVEL RECOMMENDATION 1		
	Checker verifies each assignment ('=', '<=', 'assign') where:		
	<ul> <li>right-hand-side expression contains:</li> </ul>		
	<ul> <li>signals of integer type</li> </ul>		
	<ul> <li>parameters of integer type</li> </ul>		
	<ul> <li>literal constants</li> </ul>		
CHECKER	<ul> <li>assignment target is reg or wire</li> </ul>		
BEHAVIOR	Bit width of right hand side should be the same as bit width of assignment destination:		
	<ul> <li>if bit width of right-hand-side expression is less than bit width of assignment target =&gt; violation (message-1)</li> </ul>		
	<ul> <li>if bit width of right-hand-side expression is greater than bit width of assignment target =&gt; violation (message-2)</li> </ul>		
	Note-1: this rule can be dependent on parameters or hierarchical references => elaboration-time checking is required for such cases		

**EXAMPLE-1:** [1] right-hand-side is an expression with integer and literal constant members; [2] right-hand-side is less than assignment target => violation (message-1);

<pre>integer SLOT_A; integer SLOT_B; reg [63:0] R_SUM;</pre>	
always @( SLOT_A, SLOT_B ) R_SUM = SLOT_A + SLOT_B + 1;	Right hand side of the assignment is 32-bit integer that is less than bit w idth "64" of left hand side. Upper bits of the left hand side w ill be filled w ith zeroes. It is recommended to match bit w idths exactly.

**EXAMPLE-2:** [1] right-hand-side is an expression with integer and literal constant members; [2] right-hand-side is wider than assignment target => violation (message-2);

<pre>integer SLOT_A;</pre>	Right hand side of the assignment is 32-bit integer that is greater than
integer SLOT_B;	bit width "16" of left hand side. Upper bits of the right hand side will
reg [15:0] R_SUM;	be truncated. It is recommended to match bit widths exactly.
<pre>assign R_SUM = SLOT_A + SLOT_B;</pre>	

**EXAMPLE-3:** [1] right-hand-side is an expression with integer and literal constant members; [2] length of righthand-side is equal to assignment target => no violation;

integer	:	SLOT_A;	
integer	:	SLOT_B;	
reg	[31:0]	R_SUM;	
assign	R_SUM =	SLOT_A +	SLOT_B;

RULE NAME	Do not assign negative value to integer		
MESSAGE	A negative value is assigned to a variable of 'integer' type: {ExprValue}.		
PROBLEM DESCRIPTION	Integers are defined as 32-bit values. Assigning negative numbers to integers is possible, but unexpected results may be obtained when assigning with the reg variable. For example, when assigning to variables larger than 32 bits, even if the sign of the top bit of the integer is negative, what is assigned to the upper bits depends on the tool used (it may become a positive value).		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker verifies procedural (blocking ( = ) and non-blocking (<=)) assignment statements to the signals of an integer type: – if right-hand side of this assignment evaluates to negative value => violation		

EXAMPLE-1: [1] negative value is assigned to the integer signal => violation

```
integer int_var;
always @ (...)
int_var = <u>-2;</u>
```

**EXAMPLE-2:** [1] expression result is negative

[2] target of assignment has integer type => violation Note: the violation is detected at the elaboration stage

```
parameter integer p_int = -10;
parameter signed [31:0] p_sig = 5;
integer int_res;
always @ (...)
int_res = p_int + p_sig;
...
```

RULE NAME	Do not reg or	t assign a negative value to signals, which are declared with wire	
MESSAGE	A negative value "{ExprValue}" is assigned to a variable of 'reg' or 'wire' type.		
PROBLEM DESCRIPTION	Negative values can be assigned to reg variables. If assigning a negative value, it is regarded as the variable with a sign and value assigned. However, some logic synthesis tools may not generate a correct circuit, so use of negative values is not recommended.		
	LEVEL	RECOMMENDATION 2	
CHECKER BEHAVIOR	Checker detects procedural and continuous assignments to signals of unsigned reg/wire type: – if right-hand side of this assignment evaluates to negative value => violation		

**EXAMPLE-1:** [1] negative integer value is assigned to the integer signal of the reg type => violation.

reg tmp;

**always** @ ( ... ) -'A negative value "-1" is assigned to a variable of 'reg' or 'w ire' type. tmp = <u>-1</u>;

**EXAMPLE-2:** [1] target of assignment is a signal of wire type; [2] leftmost bit of signed constant is '1' => violation.

**EXAMPLE-3:** [1] target of assignment is a signal of wire type;

[2] leftmost bit of signed constant is '0', because it is not specified implicitly => no violation.

wire tmp;

assign tmp = 4<u>'sb101;</u>

#### 2.10.5 Do not share resources in speed critical circuits

### STARC_VLOG 2.10.5.3



-	in case of violatio (it is impossible to depends on synth	on, details are displayed o predict which from nes nesis tool)	I for all (even nested) arithmetic o sted operators will participate in s	operations sharing – it
_	warning SHARED_OPER	template: ATION_BRANCHES_A	{OperationCount} LLOWED	=

**EXAMPLE-1:** [1] 'if' statement contains more than two arithmetic operators that may be shared => violation (default configuration allows two shared operations);

[2] note, that total count of operations is 4, but warning is issued only since 3 operations in the parallel branches (first branch contains nested 'if' statement with two operations, but they are issued as one operation within first branch);

	,
<pre>if( SEL == 3'b111 ) then     if( EN )</pre>	Arithmetic operation is used in 3 conditional branches. If resource - sharing is expected by a logic synthesis tool, circuit speed may degrade. Do not describe 3 or more shared arithmetic operations
else	
RES <= REG_A <u>*</u> REG_E;	Operator may be shared
<b>else if</b> ( SEL == 3'b101 )	
RES <= REG_A ≛ REG_C; ←	Operator may be shared
<b>else if</b> ( SEL == 3'b001 )	'
RES <= REG_B * REG_C; *	¦Operator may be shared
	L

#### EXAMPLE-2: [1] SHARED_OPERATION_BRANCHES_ALLOWED = 4;

[2] 'case' contains five operations that may be shared => violation;

<b>case</b> (SEL) 3'b111: RES_1 = REG_A REG_B;	Arithmetic operation is used in 5 conditional branches. If resource sharing is expected by a logic synthesis tool, circuit speed may degrade. Do not describe 5 or more shared arithmetic operations	
3'b101: RES_2 = REG_B = REG_C; 3'b011: RES_1 = REG_C + REG_D; 3'b001: RES_1 = REG_C = REG_D;	Operator may be shared	
3'b100: RES_2 = REG_C = REG_D;	Operator may be shared	-
$RES_1 = REG_A _ REG_D;$ $RES_2 = REG_B + REG_C;$	Operator may be shared	1
end	Operator may be shared	I I I

```
endcase
```

EXAMPLE-3: [1] ternary operator contains three operations possible to be shared => violation



RULE NAME	Do not describe arithmetic operations with conditional operators (?) in an assignment statement (resource sharing will not be performed)	
MESSAGE	Arithmetic operator "{ArithOp}" is used in multiple conditional branches of a ternary operator in an 'assign' statement. Some tools do not perform resource sharing on 'assign' statements. Use 'always' statements with "if-else" descriptions if resource sharing is expected by a logic synthesis tool.	
PROBLEM DESCRIPTION	Sharing arithmetic operator resources can be supported even when conditional operators are used within assign statements. However, there are tools that do not perform resource sharing on assign statements. Therefore, if resource sharing is expected by a logic synthesis tool, use always statements with if-else descriptions (see 2.10.5.3 for more details about resource sharing).	
	LEVEL	RECOMMENDATION 2
CHECKER BEHAVIOR	Checker detects continuous assign statements with the ternary operator and scans the right-hand side for arithmetical operators (+, -, *, /, %, **): <ul> <li>if arithmetic operator is used in different branches of ternary operator =&gt; violation</li> </ul>	

EXAMPLE-1: [1] division is used in both branches of ternary operator => violation

 assign ARITH_1 = ( SEL )? A ∠ B - C : C ∠ A + B;

 Arithmetic operator "/" is used in multiple conditional branches of a ternary operator in an 'assign' statement. Some tools do not perform resource sharing on 'assign' statements. Use 'alw ays' statements with "if-else" descriptions if resource sharing is expected by a logic synthesis tool.

EXAMPLE-2: [1] division is used in both branches of ternary operator, but operator is specified in an always block => no violation

always ( SEL, A, B, C )  $ARITH_1 = (SEL)? A \angle B - C : C \angle A + B;$ Arithmetic operator "/" is used in multiple conditional branches of a ternary operator in an 'assign' statement. Some tools do not perform - resource sharing on 'assign' statements. Use 'alw ays' statements  $\ensuremath{\mathsf{w}}$  ith "if-else" descriptions if resource sharing is expected by a logic synthesis tool.

#### 2.10.6 Notes on arithmetic operations

# STARC_VLOG 2.10.6.1

RULE NAME	Carry-out should be considered for bit widths of signals to which operation results will be assigned.		
MESSAGE	Bit width "{DestBitWidth}" of assignment destination takes into account {CarryBits}-bit carry-out that is possible for assignment source. When it is necessary to consider the carry-out, it is recommended to describe carry-out logic separately from arithmetic expressions.		
PROBLEM DESCRIPTION	In arithmetic operations, bit width should be specified correctly keeping carry-out output in mind. Usually it is not recommended to adjust target width considering possible carry-out. But to avoid date lost you should describe carry-out logic separate from an arithmetic operation as shown in the example: reg a,b,c,res; assign res = a + b; //result of arithmetic operation		
	LEVEL	RECOMMENDATION 3	
CHECKER BEHAVIOR	Checker scans assignment expressions which contains arithmetic operator ("+" or "-"): <ul> <li>bit-widths of the assignment source (S_BW) and destination (D_BW) are calculated, then</li> <li>source bit width that considers carry overflow is also calculated (SO_BW)</li> <li>if (SO_BW != S_BW), and</li> <li>if (SO_BW != D_BW) =&gt; violation</li> </ul> Note: assignments to be checked: <ul> <li>continuous ('assign');</li> <li>procedural (blocking/non-blocking);</li> <li>conditional (?:).</li> </ul>		

EXAMPLE-1: [1] arithmetic operation ("+") is detected; [2] SO_BW = 2, S_BW = 1 => SO_BW != S_BW; [3] D_BW = 2 => SO_BW == D_BW => violation.

<b>reg</b> a,b;	Bit w idth "2" of assignment destination takes into account 1-bit carry-
wire [1:0] res;	out that is possible for assignment source. When it is necessary to
assign <u>res = a + b;</u>	consider the carry-out, it is recommended to describe carry-out logic separately from arithmetic expressions.

EXAMPLE-2: [1] arithmetic operation ("+") is detected within expression;

<pre>reg a; reg [1:0] b,c; reg d,e,f;</pre>	Bit width "3" of assignment destination takes into account 1-bit carry- out that is possible for assignment source. When it is necessary to consider the carry-out, it is recommended to describe carry-out logic
wire res1;	separately from arithmetic expressions.
wire [2:0] res2;	
$assign \underline{res2} = a * f   c \& d + c;$	
<b>assign</b> <u>res1 = a * b    c ^ d + e;</u> //re	sult is always 1 bit => no violation

RULE NAME	Beware on the sign extension and adjust bit widths in signed operations	
MESSAGE-1	Signed exp "{DestWidth bit widths o	pression width "{ExprWidth}" is {CompareResult} than bit width n}" of the assignment destination. It is necessary to match exactly the f signed operands and assignment destination.
	DETAIL	Bit width of the argument is "{ArgBitWidth}"
MESSAGE-2 Signed expression arguments have different bit when using signed operations.		ression arguments have different bit width. Match bit widths exactly signed operations.
	DETAIL	Bit width of the argument is "{ArgBitWidth}"
PROBLEM DESCRIPTION	In case of signed operations, bit width of assignment target should match to bit width of each argument. Sign bit should be expanded to the upper bits and bit widths should be made the same. Signed operations can introduce bit width mistakes. Descriptions with different bit widths may be made inadvertently – they are implicit and readability of the description drops.	
	LEVEL	RECOMMENDATION 1
	Checker verifi with "+" and "-	es each assignment ('=', '<=', 'assign') where right-hand-side is signed expression " operators only:
	– bit w desti	idths of each operand should be the same and equal to bit width of assignment nation:
	– i a	f bit width of whole right-hand-side expression is greater than bit width of assignment target => violation (message-1: {CompareResult} = "greater", detail per each argument with erroneous bit width)
CHECKER	– i t	f bit width of whole right-hand-side expression is less than bit width of assignment arget => violation (message-1: {CompareResult} = "less", detail per each argument with erroneous bit width)
BEHAVIOR		f bit width of whole right-hand-side expression is equal to bit width of assignment target => each argument of the expression is verified if it has less bit width than assignment destination (message-2 is displayed in case of violation with one detail per each erroneous argument)
	Note-1: this ru checking is re	Ile can be dependent on parameters or hierarchical references => elaboration-time quired for such cases
	Note-2: this ch "-" operators of hand-side is e another opera	hecker verifies only cases where right-hand-side is a signed expression with "+" or only. This is made intentionally, since checker 2.10.3.3 verifies cases where right- expression of other type (for example, an unsigned expression or expression with tors)

**EXAMPLE-1:** [1] right-hand-side is an signed expression;

[2] only "+" and "-" operators are used;

[3] right-hand-side expression has greater bit width than assignment destination => violation (message-1, {CompareResult = greater});

<pre>input signed [7:0] P_1; input signed [7:0] P_2 output [7:0] OP_Z;</pre>	Signed expression w idth "32" is greater than bit w idth "8" of the assignment destination. It is necessary to match exactly the bit w idths of signed operands and assignment destination.	
assign OP_Z = P_1 + P_2 -	$\downarrow$ ; $\downarrow$	JII

**EXAMPLE-2:** [1] right-hand-side is an signed expression;

[2] only "-" operators are used;

[3] right-hand-side expression has same bit width as assignment destination, but one of the arguments has less bit width => violation (message-2);

input signed input signed output	[7:0] P_1; [7:0] P_2 [7:0] OP_Z;		
reg signed	[3:0] INTRNL;	Signed expression arguments have different bit width. Match bit widths exactly when using signed operations.	
assign OP_Z =	P_I - P_2 - <u>INTRNL</u> ; ★	Bit width of the argument is "4"	

RULE NAME	Signed operations and unsigned operations should not be mixed in one statement		
MESSAGE	Pay extra attention when operating signed and unsigned signals. It is recommended to distinguish clearly between signed and unsigned arithmetic operations to avoid problems with bit width adjusting.		
PROBLEM DESCRIPTION	When adjusting the bit widths of the right-hand side and left-hand side of an equation, a signed signal will extend the top bit (sign extension). With unsigned signals, it is not necessary to adjust the bit widths to be the same. When performing operations like this, it will not be possible to distinguish whether it is an operation of signed and unsigned signals, or it is an operation of signed signals with wrong bit widths. Therefore, an extra attention should be payed when operating signed and unsigned signals. And it is not recommended to use mixture of signed and unsigned operation in one statement.		
	LEVEL	RECOMMENDATION 3	
CHECKER BEHAVIOR	Checker o – i	detects expressions which contain an arithmetic operations ( +, -, *, /, %, ** ): f operands are not all signed or all unsigned simultaneously => violation	

EXAMPLE-1: [1] arithmetic operation is used;

[2] first argument is of unsigned type;

[3] second argument is negative constant of integer type => violation.

<b>reg</b> arg;		Pay extra attention when operating signed and unsigned signals. It is
<b>reg</b> dest;	,	recommended to distinguish clearly betw een signed and unsigned
<b>always</b> @( )		arithmetic operations to avoid problems with bit width adjusting.
	* _	

```
dest = arg - 1;
```

EXAMPLE-2: [1] arithmetic operation is used within task enable statement;

[2] one of the arguments is of unsigned type, another – of signed => violation.

```
 reg arg1;
 Pay extra attention when operating signed and unsigned signals. It is recommended to distinguish clearly between signed and unsigned arithmetic operations to avoid problems with bit width adjusting.

 always @(...)
 task1 (arg1 * arg2, ...)
```

EXAMPLE-3: [1] arithmetic operation is used;

[2] first argument is of unsigned type but it is converted to signed by system function;[3] second argument is of integer type, so it is signed => violation.

RULE NAME	Do not infer large multipliers by the RTL description but describe the contents of multipliers by logical operation.		
MESSAGE	Multiplier with {MultBW}-bit output is inferred. It is recommended to use libraries with high performance multipliers or describe them in a logical operation (when multiplier output is greater than {MAX_MULTIPLIER_WIDTH} bits).		
PROBLEM DESCRIPTION	Large scale multiplier can not be obtained from logic synthesis tools. For multiplier with greater than 16 bit output, purchase and use of libraries with high performance multipliers should be considered or multipliers should be described in a logical operation. Also, multipliers generated by a specific tool (such as Module Compiler) can be used. It is recommended to obtain multipliers by using external means or use gate level circuits.		
	LEVEL	RECOMMENDATION 1	
	Checker detects multiplier inferences in the source code:		
CHECKER BEHAVIOR	<ul> <li>if bit width of operation result is greater then MAX_MULTIPLIER_WIDTH parameter value =&gt; violation</li> </ul>		
	Note-1: parameter MAX_MULTIPLIER_WIDTH defines maximum bit width which is allow for the result of multiplication operation (default value is "16").		
	Note-2: see 2.10.6.6 (note-1) for details about context.		
	Note-3: elaboration-time checks are supposed for parameter-dependent expressions.		

EXAMPLE-1: [1] two multiplication operations are detected;

[2] result of both operations is 32 bits => two violations.



EXAMPLE-2: [1] multiplication operation is detected;

[2] bit width of first operand (sum) is 8 bits, result of multiplication is 16 bits in width => no violation.

reg [3:0] a,b
reg [8:0] c;
reg [63:0] res;

assign c = (a + b) * c;

### STARC_VLOG 2.10.6.6 .v1

*Note:* This rule was actually removed from the Second Version (April 25, 2006) of STARC "RTL Design Style Guide for Verilog HDL", and a new 2.10.8 section about dividers was added, because the latest implementation technologies and synthesis tools support "divider" elements. We decided to keep this rule renumbered to **2.10.6.6.v1**, because not everybody, especially FPGA designers, will have the possibility to synthesize division as "divider" element. Thus, current 2.10.6.6 rule is the former 2.10.6.7 that became 2.10.6.6 in the Second Version of the Guide. This is the only exception in STARC rules numbering.

RULE NAME	Do not use division - Exception in the case of division by power of 2			
MESSAGE-1	Divisor == { the power o	ObjectValue}. Do not use division, except in the case of division by f 2.		
MESSAGE-2	Divisor exp division by	ression is not constant. Do not use division, except in the case of the power of 2.		
MESSAGE-3	Divisor == { the power o	Divisor == {ObjectValue}. Do not use modulus, except in the case of division by the power of 2.		
MESSAGE-4	Divisor expression is not constant. Do not use modulus, except in the case of division by the power of 2.			
PROBLEM DESCRIPTION	Most logic synthesis tools do not support division (/) so do not use division, except in the case of division by the power of 2 (or you may use your own divider circuit implementation). In case of division for the power of 2, such as 2, 4, 8, 16, the operation is just a shift operation and therefore division can be used.			
	LEVEL	RULE		
	1) Checker de	tects expressions, where arithmetic division operation ( / ) is used:		
	<ul> <li>if divisor value is not equal to the power of 2 (divisor is a literal constant, parameter or constant expression) =&gt; violation (message-1)</li> </ul>			
	<ul> <li>if divisor is a signal or an expression that contains signal =&gt; violation (message-2)</li> </ul>			
CHECKER	2) Checker detects expressions, where modulus operation (%) is used:			
SEIGTION	<ul> <li>if divisor value is not equal to the power of 2 (divisor is a literal constant, parameter or constant expression) =&gt; violation (message-3)</li> </ul>			
	– if div	isor is a signal or an expression that contains signal => violation (message-4)		
	Note: express	ions which cause circuit inference (where dividend is a signal) are checked		

#### EXAMPLE-1: [1] arithmetic division operation is used;

[2] divisor value (divisor is a literal constant) is not equal to the power of 2 => violation (message-1)

assign out = in $\frac{3}{2}$ ; $\frac{1}{2}$ ; $\frac{1}{2}$	== 3. Do not use division, except in the case of division by the
power	of 2.

#### EXAMPLE-2: [1] modulus operation is used;

[2] divisor is an expression that contains signal => violation (message-4)

<b>assign</b> out1 = in1 % <u>(in2 + 2)</u> ;	Divisor expression is not constant. Do not use modulus, except in the	1
	case of division by the pow er of 2.	1

*Note:* This rule actually had the 2.10.6.7 number in the First Version (December 25, 2003) of STARC "RTL Design Style Guide for Verilog HDL". Former 2.10.6.6 rule was removed from the Second Version, and a new 2.10.8 section about dividers was added, because the latest implementation technologies and synthesis tools support "divider" elements. We decided to keep former 2.10.6.6. as 2.10.6.6.v1, because not everybody, especially FPGA designers, will have the possibility to synthesize division as "divider" element. Thus, former 2.10.6.7 rule became 2.10.6.6 in the Second Version of Guide and it is the current rule. The 2.10.6.6.v1 is the only exception in STARC_VLOG rules numbering.

RULE NAME	Do not describe more than one arithmetic operation in one line (except for carry-in A+B+CIN(1bit))			
MESSAGE	{ArithOperCount} arithmetic operators are described within the same expression. When more than one operation is performed in one expression, arithmetic operators will be synthesized in a linear fashion. In general, it is not recommended to describe more than one arithmetic operation in one line (except for carry-in A+B+CIN(1bit)).			
PROBLEM	Describing more then one arithmetic operation per single expression may cause 2 and more bits to carry around the end. Bit width on the two sides of an assignment is different in this case, and it is not be recommended. Also, when more than one operation is performed in one expression, arithmetic operators will be created in a linear fashion. To clarify the order of operations, this kind of operation should be described as one operation per statement. However, there is an exception to this recommendation. Consider an example below:			
DESCRIPTION	reg [1:	0] a;		
	assign	res = a + b + c		
	<b>assign</b> res = a + b + c; In this case, when the third term is 1 bit, there is no problem because an adder with a carry-in input is generated.			
	LEVEL	RECOMMENDATION 3		
	Checker scans	s expressions which contain arithmetic operator ("+" or "-"):		
	<ul> <li>if more then one arithmetic operators is described:</li> </ul>			
	<ul> <li>more than 2 operators =&gt; violation;</li> </ul>			
	- 6	exactly 2 operators:		
	-	<ul> <li>scan their operands for single-bit</li> </ul>		
		<ul> <li>if it is detected =&gt; no violation;</li> </ul>		
		<ul> <li>otherwise =&gt; issue violation.</li> </ul>		
	Note-1: followi	ng objects are considered as separate scopes and are checked separately:		
CHECKER	– conca	atenation element: { A + B, C + D };		
BEHAVIOR	– functi	ion/procedure argument: function_call( A + B, C + D );		
	– modu	ile instantiation statement FF INSI_1(.PORI_A( $A + B$ ), .PORI_B( $C + D$ ));		
	– terna	ry conditional branches: assign RES = (SEL)? $A + B : C + D$ ;		
		/s sensitivity list element: always $(0)$ (A + B, C + D);		
	Note-2: when	expression contains operation other then "+" or "-" it is processed from bottom to subexpression is checked separately:		
	//operato	rs checked first are marked with green		
	//operato	rs checked second are marked with blue		
	c * b *	a <mark>+</mark> e * c <mark>-</mark> d * (a <mark>+</mark> b <mark>+</mark> d)		

EXAMPLE-1: [1] two arithmetic operations ("+") are detected within the first concatenation element; [2] expression contains one-bit operand => no violation; [3] one arithmetic operation ("-") is detected within second element => no violation;

```
reg [7:0] a,b,d,e;
reg c;
assign res = { <u>a + b + c</u>, <u>d - e</u> };
```

EXAMPLE-2: [1] two arithmetic operations ("+") are detected in every two branches of conditional operator;
[2] first branch does not contain one-bit operands => violation-1;
[3] second branch does not contain one-bit operands => violation-2 Note: separate violation per every branch.

**reg** [7:0] a,b,c,d,e,f;



EXAMPLE-3: [1] one arithmetic operation ("+") is detected within subexpression in parentheses => no violation;
[2] two operations ("+" and "-") are detected within expression on top level and it does not contain one-bit operands => violation.

```
reg [7:0] a,b,c,d,e,f;
```

**assign** res = a * b * (c + d) / 2 - e + f;

2 arithmetic operators are described w ithin the same expression. When more than one operation is performed in one expression, arithmetic operators will be synthesized in a linear fashion. In general, it is not recommended to describe more than one arithmetic operation in one line (except for carry-in A+B+CIN(1bit)).

#### 2.10.7 Take share items out of conditional branches

#### STARC_VLOG 2.10.7.1

RULE NAME	Do not use arithmetic operation in the conditional expression of if statements		
MESSAGE-1	An arithmetic operation is detected in the conditional expression of an 'if' statement. Prefer using intermediate variables to share resources		
MESSAGE-2	An arithmetic operation is detected in the conditional expression of an ternary operator. Prefer using intermediate variables to share resources		
PROBLEM DESCRIPTION	Arithmetic operations within conditional expressions of 'if' statements or ternary operators are not participating in the automatic resource sharing:         always @ (INP_A - INP_B or INP_C )         if (INP_A - INP_B > 4'b0101)         RES = 4'b0000;         else if (INP_A - INP_B - INP_C > 4'b1000)         RES = 4'b0110;         else         nd         Intermediate variables should be used in such cases (it is recommended to use 'assign' statement):         assign TMP = INP_A - INP_B;         always @ (INP_A or INP_B or INP_C)         if (TMP > 4'b0101)         RES = 4'b010;         else if (TMP - INP_B or INP_C)         if (TMP > 4'b0101)         RES = 4'b010;         else if (TMP - INP_C > 4'b1000)         RES = 4'b010;         else if (TMP - INP_C > 4'b1000)         RES = 4'b010;         else         RES = 4'b010;         else         RES = 4'b111;         end         LEVEL       RECOMMENDATION 1		
CHECKER BEHAVIOR	Checker scans conditional expressions of 'if' statements and ternary operators: <ul> <li>if at least one arithmetic operation detected =&gt; violation:</li> <li>for 'if' statements =&gt; message-1</li> <li>for ternary operators =&gt; message-2</li> <li>index expressions (loop variable and constant) are not scanned</li> </ul>		

EXAMPLE-1: [1] arithmetic operation is used in the conditional expression of 'if' statement => violation

always @( A or B or C )		,
<b>if</b> ( A + B > C )	An arithmetic operation is detected in the conditional expression of	l
RES = 1'b1;	an 'if' statement. Prefer using intermediate variables to share	I I
else	resources	1
RES = $1'b0;$		

**EXAMPLE-2:** [1] arithmetic operation is used within index expression => no violation (only loop variable and constant are used)

```
for(i = 0; i < 31; i = i + 1)
 if(REG_A[i+1] > REG_A[i]) begin
 TMP = REG_A[i+1];
 REG_A[i+1] = REG_A[i];
 REG_A[i] = TMP;
 end
```

#### 2.10.8 Division descriptions

## STARC_VLOG 2.10.8.1

RULE NAME	Don't use arithmetic and logical expressions at the right and left sides of the division or modulus operator		
MESSAGE	Do not use arithmetic and logical expressions at the right and left sides of the division or modulus operator.		
	Divider and m width of a div operator, the might be infer	nodulus logic is even slower than multipliers; so care should be taken about the bit ider. If there is a shift operation at the right or left side of the division or modulus logic synthesis tool can not determine the bit width. Consequently, a 32-bit divider red.	
PROBLEM	In order to en- used at the rig cause the div slow. So you s	sure a deterministic divider width, arithmetic and relational operators should not be ght and left sides of the division and modulus operators. Use of logical expressions ider width to be deterministic. But divider and modulus logic is complicated and should code divider and modulus logic separately from logical operations.	
	It should be ta the right side that support re not achieved which the resu	ken into account that some logic synthesis tools generate an error if the bit width at of an operator is greater than that of the left side. There are logic synthesis tools esource sharing between division and modulus logic. However, resource sharing is unless the bit widths of the right and left sides of an operator and the variable to ult is assigned are identical.	
	LEVEL	RULE	
CHECKER BEHAVIOR	1) Checker sc – conte – – – – if arg violat – Note: following – – – – – – – – – – – – –	ans division (/) and modulus (%) operators in a synthesis context: ext for search always processes assign (continuous, including assignment in net declaration) synthesize task/function task/function call arguments instance port map index of bit-selection yuments (both left and right side) contains any of operators mentioned below => tion forbidden operations: - arithmetic operations (+, -, *, /, %, **, <<, >>, <<<, >>>) - logical operations (!, &&,   , ==, !=, ===, !==) - relational operations (<, <=, >, >=) g constructs are not checked: initial processes parameter definitions parameter redefinition (generic map, defparam) initialization assignment to reg conditional expression of for statements index of part-selection index of signal declaration delay and event control statement expression	

EXAMPLE-1: [1] arithmetic operation is used in the left side of division operation => violation

assign res = ( a ± b ) / c; Do not use arithmetic and logical expressions at the right and left sides of the division or modulus operator. EXAMPLE-2: [1] logic operation is used in the right sides of division and modulus operations in port map of gate instantiation => violation

and (a, b / ( c == d ), b % ( c == d )); Do not use arithmetic and logical expressions at the right and left sides of the division or modulus operator.

RULE NAME	Keep the left side of the division or modulus operator within 12 bits		
MESSAGE	Left side of the division or modulus operator is {LeftArgWidth} bits wide. Keep the left side of the division or modulus operator within {LEFT_ARGUMENT_WIDTH_MAX} bits.		
PROBLEM DESCRIPTION Divider and modulus logic is complicated and slow. Circuit size and complexity increases width of left side argument. So it is recommended to keep the left side of division and modules operator within 12 bits.		odulus logic is complicated and slow. Circuit size and complexity increases with bit de argument. So it is recommended to keep the left side of division and modulus 12 bits.	
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker scans division (/) and modulus (%) operators in a synthesis context: - context for search (see 2.10.8.1) - if the left argument is greater than LEFT_ARGUMENT_WIDTH_MAX parameter => violation Note-1: LEFT_ARGUMENT_WIDTH_MAX parameter (maximum bit width of the dividend) is defined in the rule configuration (default is 12) Note-2: if argument's width cannot be defined at the compilation stage – it is checked at the elaboration stage		

**EXAMPLE-1:** [1] the left argument of division operator is greater than LEFT_ARGUMENT_WIDTH_MAX parameter (default 12) => violation

reg	[15:0] a;	,
reg	[7:0] b;	Left side of the division or modulus operator is 16 bits wide. Keep the
reg	[7:0] c;	left side of the division or modulus operator within 12 bits.
	· · · · · · · · · · · · · · · · · · ·	
assı	$gn c = \underline{a} / D;$	

RULE NAME	Keep the right side of the division or modulus operator within 8 bits (except powers of 2)		
MESSAGE	Right side of the division or modulus operator is {RightArgWidth} bits wide. Keep the right side of the division or modulus operator within {RIGHT_ARGUMENT_WIDTH_MAX} bits.		
PROBLEM DESCRIPTION	It should be taken into account that the area and delay of a divider increase more rapidly with an increase in the bit width of the right side of an operator than that of the left side. So keep the right side of the division or modulus operator within 8 bits. When the right side of the division or modulus operator is a power of two, a shifter is inferred by logic synthesis tools. In this case, there is no limit to the bit width.		
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker scans division (/) and modulus (%) operators in a synthesis context: - context for search (see 2.10.8.1) - if the right argument is greater than RIGHT_ARGUMENT_WIDTH_MAX parameter => violation - if the right argument is a power of 2 its width is not checked Note-1: RIGHT_ARGUMENT_WIDTH_MAX parameter (maximum bit width of the divisor) is defined in the rule configuration (default is 8) Note-2: if the argument width cannot be defined at the compilation stage – it is checked at the elaboration stage		

**EXAMPLE-1:** [1] right argument is greater than RIGHT_ARGUMENT_WIDTH_MAX parameter (changed to 4 in rule configuration) => violation

reg	[7:0]	a;	
reg	[7:0]	b;	Right side of the division or modulus operator is 8 bits wide. Keep the
reg	[7:0]	с;	 right side of the division or modulus operator within 4 bits.
		*	 
assi	gn c :	= a % <u>b</u> ;	

**EXAMPLE-2:** [1] right argument is greater than RIGHT_ARGUMENT_WIDTH_MAX parameter (default 8) but it is parameter with value equal to power of 2 => no violation Note: elaboration phase is required to judge it is no violation

reg [7:0] a; reg [7:0] c; parameter [32:0] b = 32;

assign c = a % b;

RULE NAME	Minimize the bit widths at the right and left sides of the division and modulus operators		
MESSAGE	Minimize the bit widths at the right and left sides of the division and modulus operators. Recommended argument bit widths: left = {LEFT_ARGUMENT_WIDTH}, right = {RIGHT_ARGUMENT_WIDTH}.		
PROBLEM DESCRIPTION	Divider does not operate at a high frequency even when the left side of the division operator is 12 bits and the right side is 8 bits. So the bit widths of a divider should be minimized even when they are less than it is set in rules 2.10.8.2 and 2.10.8.3. If the division and modulus do not run at a desired frequency, you need to break it into two or three stages (using pipelined units) or use some function library of an arithmetic operation.		
	LEVEL	RECOMMENDATION 1	
CHECKER BEHAVIOR	Checker scans division (/) and modulus (%) operators in a synthesizable context: - context for search (see 2.10.8.1) - if left argument is greater than LEFT_ARGUMENT_WIDTH parameter => violation - if right argument is a power of 2 its width is not checked Note-1: LEFT_ARGUMENT_WIDTH and RIGHT_ARGUMENT_WIDTH parameters (maximum bit width of the dividend and divisor) are defined in the rule configuration (default are 12 and 8 respectively) Note-2: if argument's width can not be defined at the compilation stage – it is checked at the elaboration stage		

EXAMPLE-1: [1] left argument is greater than LEFT_ARGUMENT_WIDTH parameter (default 12) and right argument is greater than RIGHT_ARGUMENT_WIDTH (default 8) parameter => violation

<b>reg</b> [15:0] a;	
<b>reg</b> [15:0] b;	Minimize the bit widths at the right and left sides of the division and
reg [15:0] c;	modulus operators. Recommended argument bit widths: left = 12, right
assign $c = \underline{a} \otimes \underline{b};$	= 8.

EXAMPLE-2: [1] left argument is greater than LEFT_ARGUMENT_WIDTH parameter (default 12) => violation

reg	[15:0] a;	,
reg	[3:0] b;	Minimize the bit widths at the right and left sides of the division and
reg	[15:0] c;	modulus operators. Recommended argument bit widths: left = 12, right
assi	<b>gn</b> c = <u>a</u> % b;	= 8.

# Chapter 3 RTL Design Methodology

#### 3.1 Create function libraries

#### 3.1.3 Standardize description order of module I/O ports

#### STARC_VLOG 3.1.3.2

RULE NAME	The port inout	description order should be clock, reset, input, output,	
MESSAGE-1	Module "{ModuleName}" has not desirable order of port declaration. Following port description order is recommended: {DESIRED_PORT_ORDER}.		
	DETAIL	Port "{PortName}" is {PortType}.	
MESSAGE-2 [INFO]	Rule configuration parameter "DESIRED_PORT_ORDER" has improper value Default value will be used. See help for details.		
Defining the port description or when calling the function library basic control signals such as clo particular description order with application whenever possible w ports for the module instantiation		ort description order according to convention makes it possible to reduce errors he function library from an upper level. The port description should be in order of signals such as clock, reset, and enable, then input, output and inout. There is no cription order within input, output and inout, but collecting signals according to enever possible will contribute to error reduction. It is recommended to describe I/O iodule instantiation in the same order as its module declaration.	
	LEVEL	RECOMMENDATION 2	
CHECKER BEHAVIOR	Checker scans port list: <ul> <li>port declaration order should be the following:</li> <li>clock signals (FF);</li> <li>controls: <ul> <li>reset/set signals (asynchronous, synchronous) (FF, latch);</li> <li>enable signals (FF, latch, tri-state);</li> <li>other signals of 'input' mode;</li> <li>signals of 'output' mode;</li> <li>signals of 'inout' mode;</li> <li>if described order is not hold =&gt; violation</li> </ul> </li> <li>Note-1: port order is described by parameter DESIRED_PORT_ORDER and can be corr (default value is {"clock", "reset", "enable", "input", "output", "inout"}). Only noticed keyword be used to describe port order and each word may be specified only once (or may be omittee Note-2: if input port is detected with more then one type (clock, set, reset or enable) it shot treated as type which is the earliest in the list.</li> <li>Note-3: elaboration-time checks are supposed when port type can not be detected at comp stage.</li> </ul>		

**EXAMPLE-1:** [1] port order does not corresponds to parameter DESIRED_PORT_ORDER value (port of type 'input' is described at the very beginning) => violation.



Note: there is no any port of type 'inout', but it does not have any affect (such situation is correct).

```
always @(posedge clk, negedge rst_x)
begin
 if (!rst_x)
 q <= 1'b0;
 else if (set)
 q <= 1'b1;
 else if (en)
 q <= d;</pre>
```

endmodule

end

EXAMPLE-2: [1] port 'c' is used as enable and clock signal, but clock is earlier in the list so port 'c' is treated as clock;

[2] port order does not corresponds to parameter DESIRED_PORT_ORDER value ( { "reset", "clock", "enable", "input", "output", "inout"} ) => violation.

Note: no port of 'reset' type, but it does not have any affect (such situation is correct).



```
assign and_res = d2 & d3;
```

always @( posedge c, posedge set)

EXAMPLE-3: [1] port order corresponds to parameter DESIRED_PORT_ORDER value ( {"clock", "reset", "enable", "input", "output", "inout"} ) => no violation. Note: ports of some types are skipped, but it does not have any affect (such situation is correct).

```
module ff(clk, d, q);
input clk,d;
output reg q;
always @(posedge clk)
 q <= d;</pre>
```

endmodule

#### 3.1.4 Consider RTL description readability

## STARC_VLOG 3.1.4.4

Do not describe multiple assignments in one line			
Multiple statements are described in the single line. Describe one statement p line to improve RTL description readability.			
Describing multiple assignments per line is not recommended from standpoint of readability (especially comma-separated assignments). But inserting more then one statement in the same line also makes description difficult to read and to understand. Therefore, it is better to place only one statement per a single line.			
LEVEL	RECOMMENDATION 3		
Checker scans Verilog constructs description:			
<ul> <li>if there are one or more statement or declaration in the single line with another statement:</li> </ul>			
— it V	f there are only hierarchically dependent statements (in descending order) => no violations		
-	- statements which can hierarchically include nested statements:		
	<ul> <li>conditional statement (if-else);</li> </ul>		
	<ul> <li>case statement (case, casex, casez);</li> </ul>		
	<ul> <li>looping statements (forever, repeat, while, for);</li> </ul>		
	<ul> <li>procedural timing controls (#, @);</li> </ul>		
	<ul> <li>block statements (begin-end, fork-join);</li> </ul>		
	<ul> <li>structured procedures (initial construct, always construct, task, function)</li> </ul>		
– c	otherwise => violation		
a	always @( posedge CLK ) begin // hierarchically-dependent statements		
	Q1 <= DATA_1; Q2 <= DATA_2;// hierarchically-independent // statements		
e	nd		
- e	exception. Hervariable declaration assignment does not violate the fulle exception = 1'b1;		
	Do not des Multiple stat line to impro- Describing mu (especially con- line also make one statement LEVEL Checker scans - if the statem - if V - if V - if V - if V		

EXAMPLE-1: [1] hierarchically dependent statements exists;

[2] assignment in 'if' branch is one level lower then 'else' branch (ascending order) => violation.

<pre>if ( en ) q = d; else q = 1'bz;</pre>	
<b>*</b>	Multiple statements are described in the single line. Describe one
	statement per line to improve RTL description readability.

```
EXAMPLE-2: [1] hierarchically dependent statements exists;
[2] dependency only in descending order => no violation.
```

**always** @( posedge clk ) q <= #10 d;

#### **EXAMPLE-3:** [1] multiple declarations per line => no violation;

[2] multiple assignments => violation.

<b>reg</b> a, <u>b</u> ;		Multiple statements are described in the single line. Describe one	1
assign a = inl	in2, b = in1 & in2;	statement per line to improve RTL description readability.	

#### STARC_VLOG 3.1.4.5

RULE NAME	The maximum number of characters in one line should be about 110		
MESSAGE	Source {MAX_N	file contains line entries that exceed the recommended length of UM_OF_CHARACTERS} characters per line.	
	DETAIL	Number of characters in this line is "{CharactersCount}".	
PROBLEM DESCRIPTION	The number of characters per line should provide the line to be completely displayed. Such style increases description readability. If the number of lines is too great, wrapping occurs and readability decreases. Therefore, it is better to limit the number of characters in per line to about 110.		
	LEVEL	RECOMMENDATION 3	
	Checker s	scans source code in current file for lines which have number of characters greater than r MAX_NUM_OF_CHARACTERS:	
CHECKER	– v	when first of such lines is detected => violation	
BEHAVIOR	Note-1: v (default v	value of MAX_NUM_OF_CHARACTERS parameter is specified in configuration file alue is 110).	
	Note-2: o	ne warning message is issued per file.	
EXAMPLE-1:	[1] there is file => viol	s a line which length is greater than MAX_NUM_OF_CHARACTERS parameter in the ation.	
	Note: MAX_NUM_OF_CHARACTERS parameter value is changed to 50 to simplify the		
<b>*</b>		Source file contains line entries that exceed the recommended length of 50 characters per line.	
### 3.2 Using function libraries

# 3.2.2 Define global parameters in separate files (different from VHDL)

### STARC_VLOG 3.2.2.4

RULE NAME	File names specified by `include should be made into relative paths (/include/common.h)		
MESSAGE-1	File "{FileName}" is detected in the current directory. Inclusion by simple file name is necessary when included file exists in the directory specified by +incdir + <directory_name>. Otherwise, files specified by `include directive should return to the directory that is one level higher (/one_level_higher/file_to_include). Executions of simulation and logic synthesis are usually performed in separate directories and such style allows to distinguish files that are necessary for particular stage.</directory_name>		
MESSAGE-2	Files specified by `include directive should return to the directory that is one level higher (/one_level_higher/file_to_include). Executions of simulation and logic synthesis are usually performed in separate directories files that are necessary for particular stage.		
PROBLEM DESCRIPTION	Design data require many files in addition to RTL and test bench files. If these files are all saved in the same directory, it will become impossible to distinguish between necessary and unnecessary files. Executions of simulation and logic synthesis are done in separate directories, that is why it is unsafe if simply using <file_name.h> since another file may be invoked. For the file specified by `include directive, its path should be described as a relative path, which returns to the directory that is 1 level higher.</file_name.h>		
	In a large scale design, RTL descriptions are stored in predefined locations. With this type of design, there is a limit in specifying the file using a relative path. In this case, options of each tool can be used to specify the file name. Specifying location of including files by +incdir+ <directory name=""> is allowed by most Verilog simulators.</directory>		
	LEVEL RECOMMENDATION 1		
	Checker detects file inclusion compiler directive and scans filename specified:		
CHECKER BEHAVIOR	<ul> <li>if name (absolute/relative path) does not return to the directory that is one level higher</li> <li>=&gt; violation (message-2)</li> </ul>		
	<ul> <li>if filename is simple name (does not have absolute/relative path specified) and file specified by this name exists in the current directory =&gt; violation (message-1)</li> </ul>		

**EXAMPLE-1:** [1] simple file name is specified within 'include directive;

[2] file with specified name exists in current directory => violation (message-1).



**EXAMPLE-2:** [1] file name within 'include directive is specified by relative path;

[2] relative path does not return to the directory that is one level higher => violation (message-2).

`include <u>"/definitions.h"</u>	Files specified by `include directive should return to the directory that	
	simulation and logic synthesis are usually performed in separate directories files that are necessary for particular stage.	

## STARC_VLOG 3.2.2.5

RULE NAME	Do not nest text macros		
MESSAGE	Nested definition is used for "{MacroName}" text macro. Do not nest text macros, because such description is difficult to read and error-prone.		
	DETAIL	Declaration of nested macro "{NestedMacroName}".	
PROBLEM DESCRIPTION	'define definitions are subject to text replacement, and syntax checks are not performed. nested 'define definitions is used (especially in case of more then one nesting level), it is difficul to keep in mind the final result of text substituting and errors may easily occur. It is extremel risky to allow nested 'define definitions without some sort of constraint, therefor it is recommended not to nest them.		
	LEVEL	RECOMMENDATION 2	
CHECKER BEHAVIOR	Checker of	detects text macro definitions (definitions made with `define directive): f defined macro text contains any other text macros => violation	

**EXAMPLE-1:** [1] text macro definition contains usage of another macros => violation.

` <b>define</b> <u>delay1</u> 10 ←	Declaration of nested macro "delay1".	   
` <b>define</b> <u>delay2</u> 20 ←	Declaration of nested macro "delav1"	- - -
` <b>define <u>delay3</u> `delay1 + `delay2;</b>		_
	Nested definition is used for "{MacroName}" text macro. Do not nest text macros, because such description is difficult to read and error- prone.	

### 3.2.3 Connect ports by name for component instantiations

## STARC_VLOG 3.2.3.1

RULE NAME	For component instantiations, connect ports by name connections, not by ordered list		
MESSAGE	Ordered port connections are used for component instantiation. Prefer named port connections to avoid port position mistakes.		
PROBLEM DESCRIPTION	The connection and the conn match upper list that describe, but it	on of ports by name clearly describes the correlation between the component port ected net name. Such description is easier to understand since it is possible to net names with the port names. The second is the connection of ports by ordered ibes the net in the port description order of the lower components. It is easer to ncorrect connections may result. So it is recommended to connect ports by names.	
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker verifies component instantiations: – if order port connection is used => violation		

**EXAMPLE-1:** [1] ordered port connection is used => violation

submod inst1 (<u>in1, in2, out1</u>); Ordered port connections are used for component instantiation. Prefer named port connections to avoid port position mistakes.

## STARC_VLOG 3.2.3.2

RULE NAME	Match the bit width of the component port and the bit width of the net to be connected		
MESSAGE	Bit width of {PortCount} lower port(s) does not match the bit width of the connected net(s) in the instantiation of component "{CompName}". Match the bit widths exactly.		
	DETAIL-1	Bit width of the net "{NetName}" is "{NetWidth}" while bit width of the port "{PortName}" is "{PortWidth}"	
	DETAIL-2	Bit width of the connection is "{NetWidth}" while bit width of the port "{PortName}" is "{PortWidth}"	
PROBLEM DESCRIPTION	When bit width of connected net it greater than bit width of component port => upper bits of th net are truncated. Otherwise, when bit width of the net is less than bit width of component port = upper bits of port are filled with zeros. Data can be misaligned or lost. Descriptions with different bit widths may be made inadvertently – they are implicit and readabilit of the description drops. Concatenations/part-selections should be used to describ filling/truncation explicitly.		
	LEVEL	RULE	
	Checker scan	s component instantiations (either ordered or named):	
	– bit wi	dth of each port should match to bit width of the connected net	
	– if bit follov	widths doesn't match => violation is issued and details are displayed due to ving conditions:	
	- 0	detail-1: for simple connections (name of the net can be determined)	
CHECKER BEHAVIOR	- 0 \	detail-2: for complex connections (name of the net cannot be defined: for example, when connection is represented by concatenation, hierarchical reference, constant, etc.)	
	Note-1: this ru will be perform	<pre>ile can be dependent on elaboration-time references =&gt; elaboration-time checking ned for such cases</pre>	
	Note-2: instan checker	tiations of language built-in components (gates and switches) is not verified by this	
	Note-3: uncon eliminate unco	nected ports are skipped by checker (special Design Compiler command exists to onnected ports)	

EXAMPLE-1: [1] ordered connection is described;

[2] bit width of component port is less than bit width of simple net connected to it => violation (detail-1);

<pre>module and3( I1, I2, I3, 0 );</pre>	
<pre>input [7:0] I1, I2, I3;</pre>	
<b>output</b> [7:0] O;	
endmodule	
<pre>module top(, R_OUT, );     output [7:0] R_OUT;</pre>	
<pre>wire [4:0] ARG1; wire [7:0] ARG2; wire [7:0] ARG3;</pre>	Bit w idth of 1 low er port(s) does not match to bit w idth of the connected net(s) in the instantiation of component "and3". Match the bit w idths exactly.
and3 INST_000( ARG1, ARG2,	ARG3, R_OUT );
endmodule	Bit width of the net "ARG1" is "5" while bit width of the port "I1" is "8"

EXAMPLE-2: [1] named connection is described;

[2] bit width of one component port is greater than bit width of simple net connected to it => violation (detail-1);

[3] bit width of another one component port is greater than bit width of complex net connected to it => violation (detail-2);

```
module and3(I1, I2, I3, 0);
 input [7:0] I1, I2, I3;
 output [7:0] 0;
endmodule
module top(..., R_OUT, ...);
 output [7:0] R_OUT;
 Bit width of 2 low er port(s) does not match to bit width of the
 [4:0] ARG1_a; ARG1_a; Match the
 wire
 bit widths exactly.
 wire [4:0] ARG1, b;
 wire [8:0] ARG2;
wire [7:0] ARG3;

 ----- Bit width of the connection is "10" while bit width of the port "11" is "8"
 * -
 ¥
 . . .
 and3 INST_000(.I1({ ARG1_a, ARG1_b }),
 .12(<u>ARG2</u>), .13(ARG3), .0(R_OUT));
 Bit width of the net "ARG2" is "9" while bit width of the port "I1" is "8"
endmodule
```

# 3.2.4 Use # (value) when overwriting parameters from an upper level (different from VHDL)

## STARC_VLOG 3.2.4.3

RULE NAME	Do not use defparam statements		
MESSAGE	Do not use 'defparam' statements. Some logic synthesis tools do not support 'defparam'.		
PROBLEM DESCRIPTION	defparam can assignment ca value specifie values, it shou	the be used for rewriting parameters by hierarchical parameter names. If a defparam onflicts with a module instance parameter, the parameter in the module takes the ed by the defparam. While defparam has such benefit of replacing the parameter uld not be used because some logic synthesis tools do not support defparam.	
	LEVEL	RECOMMENDATION 1	
CHECKER BEHAVIOR	Checker scan – if def	s Verilog description: fparam statement is present => violation	

### **EXAMPLE-1:** [1] defparam statement is used => violation

endmodule

```
module top(in1, in2, out1);
```

• • •

```
parameter [1:0] param1 = 2'b00;
my_module inst (.a(in1), .b(in2), .c(out1));
endmodule
```

### 3.3 Design for Test (DFT)

### 3.3.1 Clocks and resets for DFT

### STARC_VLOG 3.3.1.1

RULE NAME	The clocks must be able to be controlled directly from external input ports		
MESSAGE	Clock input of FF "{FFName}" is not directly controlled from external input port. The clocks must be able to be controlled directly from external input ports, otherwise scan insert tool will exclude FF from the scan.		
	When DFT so such way, that	can chains are inserted, the most important is to consider structure of the circuit in t will enable safe scan shift during the scan test.	
	When clock p insertion tool by ATPG tool	oin of flip-flop cannot be directly controlled from an external input port, scan chain excludes such flip-flop from the scan chain. Such exclusion disables faults detection s for any parts for which scans have not been inserted.	
PROBLEM DESCRIPTION		CLK	
	When it is im be used to en	possible to control the clock signal from an external port, switching circuitry should able direct control in the test mode.	
	LEVEL	RULE	
	Checker scar clock pin of ea	ns the design hierarchy for flip-flops and verifies the signal that is mapped to the ach flip-flop:	
	– if the viola	ere is a multiplexer that is directly ^(*) connected to the clock pin of an FF => no tion (case for <u>3.3.1.3</u> )	
	^(*) dire	ectly or through buffers/inverters	
DEFICITION	-	if there is a situation that is <b>not covered</b> by following rules => violation:	
		- OR with two inputs is connected to the clock pin $(3.3.5.3, 3.3.5.6)$ ;	
		- AND with two inputs is connected to the clock pin $(3.3.5.4, 3.3.5.5)$ ;	
		- laten output is connected to the clock pin of FF $(3.3.5.7)$ .	

**EXAMPLE-1:** [1] module 'dff' which infers flip-flop with a clock signal controlled from an external input; [2] module instantiation statements create two named instances:

- the external signal is mapped to the clock signal in instance 'u_dff_1';
- the output of combinational logic is mapped to the clock signal in instance 'u_dff_2' => violation.

```
module dff(clk, data, q);
input clk, data;
output q;
'Clock input of FF "u_dff_2.out" is not directly controlled from external
input port. The clocks must be able to be controlled directly from
external input ports, otherw ise scan insert tool w ill exclude FF from
the scan.
g <= data;</pre>
```

```
endmodule
```

```
module top(clk, gate, data1, data2, out1, out2);
input clk, data1, data2;
output out1, out2;
wire clk_gate;
assign clk_gate = clk ^ gate;
dff u_dff_1 (.clk(<u>clk</u>), .data(data1), .q(out1));
dff u_dff_2 (.clk(<u>clk gate</u>), .data(data2), .q(out2));
endmodule
```

## STARC_VLOG 3.3.1.2

RULE NAME	When there is a choice between two different clock systems, one clock system must be selected throughout testing		
MESSAGE	Selection between clock systems is not controllable from an external port. The single clock system must be selected throughout testing otherwise it is impossible to insert scan.		
	DETAIL-1 Alternative clock system: "{HierClockName}".		
	DETAIL-2 Alternative clock system.		
	When DFT scan chains are inserted, the most important is to consider structure of the circuit in such way, that will enable safe scan shift during the scan test. When clock pin of flip-flop cannot be directly controlled from an external input port, scan chain insertion tool excludes such flip-flop from the scan chain. Such exclusion disables faults detection by ATPG tools for any parts for which scans have not been inserted.		
	But even if the clocks can be controlled from an external input port, if, as shown at the picture, it is possible to switch between two clocks, it will still not be possible to insert a scan. A test signal to control the select signal for the selector must be used so that, during testing, the same clock will be selected throughout the entire process (see the picture).		
PROBLEM DESCRIPTION			
	MUX select signal is fixed to '1' for testing		
	LEVEL RULE		
CHECKER BEHAVIOUR	Checker scans the design hierarchy for multiplexers that have output connected to the FF clock pin:		
	<ul> <li>if the multiplexer select signal is an output of combinational logic that has at least one external port connected to the gate ('and', 'or', 'nand', 'nor') before select pin =&gt; no violation;</li> </ul>		
	<ul> <li>if the select pin is controlled directly from external port =&gt; no violation;</li> </ul>		
	<ul> <li>otherwise =&gt; violation.</li> </ul>		

RULE NAME	When there is a choice between two different clock systems, one clock system must be selected throughout testing

EXAMPLE-1: [1] multiplexer has output connected to the FF clock pin;

[2] multiplexer select signal is an output of another FF (can not be controlled from external input) => violation.

Note: signals 'top.CLK1' and 'top.CLK2' are defined as global clocks with -alint_gclk switch.

```
module top(<u>CLK1</u>, <u>CLK2</u>, CLK3, SEL, D, Q1, Q2);
```

```
input CLK1, CLK2, CLK3, SEL; Alternative clock system: "top.CLK2".
input D;
Output Q1, Q2;
```

```
dff DFF1 (.CLK(mux_out), .D(~D), .Q(Q1));
dff DFF2 (.CLK(mux_out), .D(D), .Q(Q2));
dff DFF3 (.CLK(CLK3), .D(SEL), .Q(ff_out));
mux2x1 MUX (.IN1(CLK1), .IN2(CLK2), .SEL(ff out), .Q(mux out));
```

```
//D flop-flop
module dff(CLK, D, Q);
 input CLK, D;
 output reg Q;
 always @ (posedge CLK)
 Q <= D;
endmodule
// Multiplexer
module mux2x1(IN1, IN2, SEL, Q);
 input SEL;
 input IN1, IN2;
 Instance "top". Selection betw een clock systems is not controllable from an
 output reg Q;
 - external port. The single clock system must be selected throughout testing
 otherw ise it is impossible to insert scan.
 always @(*)
 if (SEL)
 Q = IN1;
 else
 Q = IN2;
```

```
endmodule
```



		01ANO_V200 3.3.1.3		
RULE NAME	The output of random logic should not be used as a clock			
MESSAGE	The output of random logic is used as clock for flip-flop "{FFSigName}". Such circuit structure is unsafe for scan shift during the scan test. It is recommended to insert a selector at the final output of the random logic to make it possible to select an external port.			
PROBLEM DESCRIPTION As it shown on the picture above, if the output of random logic is to be u insert a selector at the final output of the random logic to make it possi external clock.		$ff \\ \hline No \ direct \\ \hline control \\ \hline ff \\ \hline control \\ $		
	LEVEL	RECOMMENDATION 1		
	Checker scar clock pin of ea	is the design hierarchy for flip-flops and verifies the signal that is mapped to the ach flip-flop:		
CHECKER BEHAVIOR	<ul> <li>if there is a multiplexer that is directly⁽⁷⁾ connected to the clock pin of an FF and at least one input is external =&gt; no violation</li> </ul>			
	^(*) dire	ectly or through buffers/inverters		
	_	f there is a situation that is <b>not covered</b> by following rules => violation:		
		<ul> <li>OR with two inputs is connected to the clock pin (<u>3.3.5.3</u>, <u>3.3.5.6</u>);</li> </ul>		
		AND with two inputs is connected to the clock pin ( <u>3.3.5.4</u> , <u>3.3.5.5</u> );		
		<ul> <li>latch output is connected to the clock pin of FF (<u>3.3.5.7</u>).</li> </ul>		

### STARC_VLOG 3.3.1.3

**EXAMPLE-1:** [1] output of random logic multiplexer is connected to clock pin of flip-flop "Q"; [2] both multiplexers inputs are internally generated signals => violation.

```
module ffg_c(CLK, SEL, CTRL1, CTRL2, DATA, Q);
input DATA, CTRL1, CTRL2, CLK, SEL;
output reg Q;
assign int_clk1 = CLK & CTRL1;
assign int_clk2 = CLK & CTRL2;
assign int_clk = SEL ? int_clk2 : int_clk1;
always @(posedge int_clk)
Q <= DATA;
endmodule
</pre>
```



## STARC_VLOG 3.3.1.4

RULE NAME	The reset external in	for the FFs must be able to be controlled directly from an nput port
MESSAGE	Asynchrono external in controlled ATPG tools	ous control logic of FF "{FFName}" is not directly controlled from put ports. Asynchronous controls must be able to be directly from external input ports, otherwise it will become impossible for to detect faults on control lines.
	DETAIL	Asynchronous {ControlType} control is not directly controlled from external input port.
PROBLEM DESCRIPTION	DFT require ( <u>3.3.1.1</u> ). Alc requires that data loss).	is paying special attention to the clock systems when inserting scans ong with clocks, the reset lines should be considered with special care: DFT there is no reset could be applied during the scan shift (it would cause the
		FF COMB_LOGIC FF
	ATPG tools controlled from	will also not be able to detect faults at reset lines that are not directly om an external input ports.
	LEVEL	RULE
	Checker scar asvnchronous	is the design hierarchy for flip-flops and verifies the signal that is mapped to an control pin(s) of each flip-flop:
	– this s	signal must be directly controlled by an external input port ^(*) of the design
	_	⁽⁷⁾ see the rule <u>3.3.1.1</u> for details about external input ports
CHECKER BEHAVIOR	<ul> <li>if sig point</li> </ul>	nal is not controlled by an external input => violation message is reported (message s on flip-flop signal assignment, detail points on appropriate asynchronous control)
	- 1	following is the list of possible strings for the {ControlType} token in the detail message:
		– reset
		- set
		– set/reset

EXAMPLE-1: [1] module 'dff' which infers a flip-flop with the reset signal controlled from an external input;

[2] module instantiation statements create two named instances:

- the external signal is mapped to the reset signal in instance 'u_dff_1';
- the output of combinational logic is mapped to the reset signal in instance 'u_dff_2' => violation.

```
module dff(clk, rst, data, q);
 input clk, data;
 output q;
 reg q;
 always @(posedge clk or posedge rst_)-----
 if (<u>rst</u>) ←-----
 Asynchronous reset control is not directly controlled from an external
 input port.
 q <= 1'b0;
 else
 Asynchronous control logic of FF "top.u_dff_2" is not directly
 g <= data;
 controlled from external input ports. Asynchronous controls must be
 able to be directly controlled from external input ports, otherw ise it will
endmodule
 become impossible for ATPG tools to detect faults on control lines.
```

```
module top(clk, rst, gate, data1, data2, out1, out2);
input clk, rst, data1, data2;
output out1, out2;
wire rst_gate;
assign rst_gate = rst & gate;
dff u_dff_1 (.clk(clk), .rst(<u>rst_gate</u>), .data(data1), .q(out1));
dff u_dff_2 (.clk(clk), .rst(<u>rst_gate</u>), .data(data2), .q(out2));
endmodule
```

### 3.3.2 Dealing with hardmacros and asynchronous circuits

## STARC_VLOG 3.3.2.2

RULE NAME	Do not connect clock pins, reset pins, or tristate outputs to black boxes		
MESSAGE-1	Global {GlControlType} "{GlControlName}" is connected to input of black box "{BboxName}". Do not connect clock pins, reset pins or tri-state outputs to black boxes. Such descriptions could make impossible the insertion of scan chains and test patterns generation with ATPG tools.		
MESSAGE-2	Output of tri-state "{TriStateName}" is connected to input of black box "{BboxName}". Do not connect clock pins, reset pins or tri-state outputs to black boxes. Such descriptions could make impossible the insertion of scan chains and test patterns generation with ATPG tools.		
PROBLEM DESCRIPTION	There are some cases when hard macro library does not exist when LSI design data are generated. When clock/reset line or output of tri-state buffer is connected to black box, ATPG tool could fail to insert test scan and generate test patterns. When black box should be used, it is recommended to generate RTL code wherein only the inputs and outputs are defined or get a library from the vendor.		
	LEVEL RECOMMENDATION 3		
CHECKER BEHAVIOR	Checker scans the design hierarchy for <i>black boxes</i> and verifies lines that are mapped to input pins of each black box: <ul> <li>if input line is <i>driven by global reset/clock</i> ^(°) or <i>directly driven</i> ^(°) by tri-state =&gt; violation is detected and appropriate warning message is displayed: <ul> <li>message #1 if line is driven by global clock / reset</li> <li>following is set of string that are possible for {GlControlType} token: clock / reset</li> <li>message #2 if line is driven by tri-state</li> <li>the token {TriStateName} is not displayed if tri-state line is generated intermediately</li> </ul> </li> <li>(°) see <u>1.4.3.4</u> for details: <ul> <li>rules for auto-detection (during the auto-detection, each signal that is connected to asynchronous control pin of flip-flop is considered as reset signal)</li> <li>rules for global reset propagation (global reset propagates through buffers / inverters / combinational logic / multiplexers data / tri-state inputs)</li> <li>rules for displaying info-messages (indicate the list of auto-detected clock or report about reset signals that are specified with -alint_gclk but could not be found)</li> <li>(°) direct driver means that output of tri-state buffer is connected directly or through inverters / buffers.</li> </ul> </li> <li>Note: following types of modules are considered as black boxes: <ul> <li>empty (interface);</li> <li>compiled without elab-time data (no -alint_elabchecks switch);</li> <li>specified with -alint_blackbox switch.</li> </ul> </li> </ul>		

EXAMPLE-1: [1] consider design hierarchy that is represented on the picture below;

[2] there are two violations:

- global clock "gclk" (specified with 'alint_gclk' attribute) reaches black box "BBOX_INSTANCE1" through combinational logic => rule violation with message #1
- tri-state buffer "sst_to_bbox" is directly connected to black box "BBOX_INSTANCE2" => rule violation with message #2

[3] note, that signal "top.gclk" is set as global clock for this design with command line switch '-alint_gclk'.



input in1;
output out1;

## STARC_VLOG 3.3.2.3

RULE NAME	Do not co or tristate	onnect the outputs of e-enable pins (Prepar	a black box to clock e the hard macro libr	a pins, reset pins, ary)
MESSAGE	Problem(s) not connec pins. Such test pattern	with black box "{BBoxN t the outputs of black bo descriptions could make s generation with ATPG t	lame}" output(s) connec ox to clock pins, reset pine impossible the insertion tools.	tion is detected. Do ns or tri-state enable n of scan chains and
	DETAIL	Output of black "{ObjectName}" {PortTy	box is connected /pe} pin	to {ObjectType}
PROBLEM DESCRIPTION	Modules that comes to ma	at generate control signals acro cells such as PLLs, ob	s should not be left as bl stain the library for macro c	ack boxes. Even if it ell from the vendor.
	Note that even there is a clock switching circuit for the test mode for the PLL, when the PLL is left as black box, it maybe impossible to detect whether or not the clock signal could be controlled from an external pin of the LSI. Such situations makes impossible to insert the scan and generate test patterns using the ATPG tool.			
	LEVEL	RULE		
	Checker scans the design hierarchy for black boxes (see <u>3.3.2.2</u> ) and verifies connections of their output lines: - if output line <i>directly drives</i> ^(*) FF clock/reset or tri-state enable pin => violation is			
	<ul> <li>main message #1 is displayed per black box</li> </ul>			
	<ul> <li>detail message #2 is displayed per each erroneously mapped output</li> </ul>			
	<ul> <li>following table defines set of strings that are possible for {ObjectType}- {PortType} tokens:</li> </ul>			
		{ObjectType}	{PortType}	
CHECKER BEHAVIOR			clock	_
		FF	asynchronous reset	
			asynchronous set	_
		latch	asynchronous reset	
			asynchronous set	
		tri-state buffer	enable	
	– ^(*) dir buffe	rect drive means that output o ers.	f black box is connected direc	tly or through inverters /

**EXAMPLE-1:** [1] consider design hierarchy that is represented on the picture below;

[2] violation message is displayed with 2 details: outputs of black box are connected to clock pin of FF and enable pin of tri-state buffer.



```

 Instance "top". Problem(s) with black box "BBOX_INSTANCE"
module top(out1);
 output(s) connection is detected. Do not connect the outputs of black
 box to clock pins, reset pins or tri-state enable pins. Such
 output out1;
 descriptions could make impossible the insertion of scan chains and
 wire bbox_to_clk, bbox_to_data;
 test patterns generation with ATPG tools.
 wire bbox_to_stt_en, ff_to_stt;
 blackbox <u>BBOX INSTANCE(</u>.out1(bbox_to_stt_en), .out2(bbox_to_data), .out3(bbox_to_clk));
dff __DFF_INSTANCE(.D(bbox_to_data), .CLK(bbox_to_clk), .Q(ff_to_stt));
 assign out1 = (bbox_to_stt_en) ? ff_to_stt : 1'bz;
endmodule
 .-----
 --- Output of black box is connected to tri-state buffer "out1" enable pin
 2....

module dff(D, CLK, Q);
 input D, CLK;
 output reg Q;
 always @(posedge CLK)
 ----- Output of black box is connected to FF "Q" clock pin
endmodule

module blackbox(out1, out2, out3);
 output out1;
 output out2;
```

```
endmodule
```

output out3;

### 3.3.3 Constraints on the use of flip-flops

## STARC_VLOG 3.3.3.1

RULE NAME	A clock must not be connected to the D input of a FF	
MESSAGE	Clock signal(s) "{GIClkSignalNameList}" is connected to the FF "{FFName}" data input. Such connection may lead to the risk of generating incorrect test pattern because of the racing problem. Do not connect clock signals to the FF data input.	
	Inputting a cl generation. (A tremendous ri	ock into the D pin of a FF runs a tremendous risk of an incorrect test pattern ATPG tools generate test patterns performing the simulation with zero delays => sk that racing problem will occur).
PROBLEM DESCRIPTION	When it is impossible to avoid clock connection to the data input, selector circuitry should be added to switch to external input in the test mode.	
	LEVEL	RULE
	Checker scan data input of e	is the design hierarchy for flip-flops and verifies the signal that is mapped to the each flip-flop that is detected:
	– this s	signal must not be a clock ^(*) for the design
CHECKER BEHAVIOR		^(**) see <u>1.4.3.4</u> for definition of <b>clock signal</b> in the design: clock(s) could be directly specified (with -alint_gclk switch) or auto-detected (signal that is connected to clock pin of flip-flop will be considered as clock)
	– if thi assig	s is clock signal => violation message is reported (it points on flip-flop signal gnment)

EXAMPLE-1: [1] 'clk' signal is auto-detected as a clock signal (it is connected to the clock pin of FF 'out1');

[2] clock signal propagates through 'and' gate ('clk_gate') and through a multiplexer ('mux_out');

[3] signal 'mux_out' is connected to the data input of FF 'out1' => violation;

[4] signal 'clk_gate' is connected to the set control input of FF 'out1' => no violation;

```
module top(clk, gate, sel, data, out1);
 input clk, data, sel;
 output out1;
 reg out1;
 wire clk gate;
 reg mux_out;
 assign clk gate = clk & gate;
 always @(sel, clk_gate, data)
 case (sel)
 1'b0 : mux_out <= data;
1'b1 : mux_out <= clk_gate;</pre>
 default : mux out <= 1'bx;
 endcase
 always @(posedge clk or negedge <u>clk gate</u>)
 if (clk_gate)
 out1 <= 1'b1;</pre>
 else
 _ _ _ _ _ _ _ _ _
 Clock signal(s) "clk" is connected to the FF "out1" data input. Such
 out1 <= <u>mux_out</u>;

 connection may lead to the risk of generating incorrect test pattern
endmodule
 because of the racing problem. Do not connect clock signals to the FF
 data input.
```

## STARC_VLOG 3.3.3.2

RULE NAME	Do not connect the input of a FF to VDD or GND		
MESSAGE	Fixed value is connected to the FF "{FFName}" input port(s).		
	DETAIL	{LineType} line is connected to FF {FFInput} port.	
PROBLEM DESCRIPTION	Do not describe flip-flops where the input is fixed to a given voltage level (if input is fixed, ATPG tool will include such flip-flops in the list of undetected paths during fault coverage measuring). Moreover, fixed flip-flops are redundant and not necessary for the synchronous circuits design: it just can form an asynchronous circuit where enable signal is connected to the clock pin.		
	LEVEL	RECOMMENDATION 2	
	Checker scan each flip-flop	s the design hierarchy for flip-flops and verifies signal that is mapped to an input of that is detected:	
	– back rega	ward propagation performed from flip-flop data input (see $1.4.3.2$ for details rding the backward propagation)	
CHECKER BEHAVIOR	– if ba mess to flij poss	ckward propagation stops at a constant ^(*) (VDD is '1', GND is '0') => violation sage is reported (message points to 'always' process inferring flip-flop, detail points b-flop signal assignment: { <i>LineType</i> } could be VDD or GND, see Note-1 regarding ible cases for { <i>FFInput</i> } token)	
		" following are the notes regarding constants determination:	
		<ul> <li>direct assignment to the signal or mapping to some input port;</li> </ul>	
	-	<ul> <li>unmapped signals are supplied with GND;</li> </ul>	
		<ul> <li>signals without drivers are supplied with GND;</li> </ul>	
	asynchronous	e values for {Line i ype} are GND and VDD; for {FFInput} are data, clock, enable, reset, asynchronous set, synchronous reset, synchronous set.	

### **EXAMPLE-1:** [1] instance of flip-flop has unmapped data input port => violation (note, that unmapped port is treated as GND)

<pre>module dff( clk, data, q );</pre>	
<pre>input clk, data; output q;</pre>	GND line is connected to FF clock port.
<b>always</b> @( <b>posedge</b> <u>clk</u> ) g <= data;	
endmodule	Fixed value is connected to the FF "u_dff_1.q" input port(s).
<pre>module top( data, out1 );</pre>	
<pre>input data; output out1;</pre>	
dff u_dff_1 ( <u>.clk()</u> , .data( data1 )	, .q( out1 ) );

### 3.3.5 DFT in clock lines

## STARC_VLOG 3.3.5.2

RULE NAME	When the	output of a FF is used as a clock, switch using a selector
MESSAGE	The clock   flip-flop. So insertion co insert a sele	pin of flip-flop "{DrivenFFName}" is driven by the output of another uch description is not compatible with ATPG tools, because scan ould not be performed. For such kind of circuit it is recommended to ector to switch to a clock that is input from the outside during testing.
	DETAIL	Clock pin is driven with the output of flip-flop "{DriverFFHierName}"
PROBLEM DESCRIPTION	In case when be controlled with scan ins	n output of flip-flop is used as a clock, the clock pin of that flip-flop could not d directly from an external input port. Such description is not compatible sertion and it makes impossible faults detection with ATPG tools. $ff \qquad ff $
	LEVEL	RECOMMENDATION 1
CHECKER BEHAVIOR	Checker scar clock pin of ea – if this	hs the design hierarchy for flip-flops and verifies the signal that is mapped to the ach flip-flop: s signal is output of another flip-flop, it should be connected through selector

**EXAMPLE-1:** [1] consider design hierarchy that is represented on the picture below;

[2] output of flip-flop is connected to clock pins of two another flip-flops:

- direct connection => violation
- connection through selector => correct



module top( IN1, IN2, IN3, CLK, CLK_EXT, TEST, OUT1, OUT2 );

input IN1, IN2, IN3; input CLK, CLK_EXT; input TEST;

```
output OUT1, OUT2;
 wire ff1 to ff2;
 wire mux_to_ff3;
 assign mux_to_ff3 = (TEST) ? (ff1_to_ff2) : (CLK_EXT);
 dff DFF_INSTANCE_1 (.D(IN1), .CLK(CLK), .Q(ff1_to_ff2));
dff DFF_INSTANCE_2 (.D(IN2), .CLK(ff1_to_ff2), .Q(OUT1));
dff DFF_INSTANCE_3 (.D(IN3), .CLK(mux_to_ff3), .Q(OUT2));
endmodule
module dff(D, CLK, Q);
 input D, CLK;
 output reg Q;
 Instance "top.DFF_INSTANCE2". The clock pin of flip-flop "Q" is
 driven by the output of another flip-flop. Such description is not
 always @(posedge CLK)
 performed. For such kind of circuit it is recommended to insert a
endmodule
 selector to switch to a clock that is input from the outside during
 testing.
 - -- - - -
 Clock pin is driven with the output of flip-flop
```

"top.DFF_INSTANCE_1.Q"

_____

## STARC_VLOG 3.3.5.3

RULE NAME	Circuits that use OR gating of clocks and internally generated signals should be tied to a specific voltage level using an AND gate		
MESSAGE	Clock "{GClkName}" passes through the OR gate logic. Internally generated signals, connected to other pins of this OR gate, must be controlled by an external port via the AND gate.		
PROBLEM DESCRIPTION	Ability to control clock pins from an external inputs is essential for DFT (see <u>3.3.1.1</u> ). Those clocks that cannot be controlled directly from the outside require switching to an external clock during testing. From this point of view use of gated clocks should be avoided, however use of gated clocks may be unavoidable in efforts to reduce power consumption. There are two techniques for gated clocks. The first is the method of enabling the clock line through the use of an OR gate, and the second is that of enabling the clock line through the use of an OR gate, and the second is that of enabling the clock line through the use of an OR gate, and the second is that of enabling the clock line through the use of an OR gate, and the second is that of enabling the clock line through the use of an AND gate (see <u>3.3.5.6</u> ). In addition, there are also methods that use latches (see <u>3.3.5.6</u> ) and FFs (see <u>3.3.5.6</u> ) to produce gated clocks. The first is the method of enables ignal goes to '1' at the time of the scan shift, the clock will no longer be input into the flip-flop, so the scan shift will not be performed properly (the top part of the picture). At the bottom part DFT correct circuit is shown. At the time of the scan shift, the clock enable signal must be tied to '0' by the test signal that is input from outside of the LSI. As shown at the picture, the clock enable input of OR gate can be fixed to a specific voltage by inserting an AND gate in the stage prior to the OR gate and then inputting '0' into one side by external TST_N signal.		
	Checker collects collect external signals and verifies whether these signals are directly (*)		
CHECKER BEHAVIOR	<ul> <li>if other input of OR gate is external =&gt; no violation;</li> <li>else if other input is internal: <ul> <li>if it is supplied with AND gate with at least one input connected directly(*) to an external port;</li> <li>else if there is no such AND gate =&gt; violation.</li> <li>^(*) for this rule, signal that is directly connected may be connected directly or through buffers/inverters.</li> </ul> </li> <li>Note-1: OR gates with two inputs only are considered.</li> <li>Note-2: if an OR gate is driven by an FF then this checker is not regard the situation (for more details see <u>3.3.5.6</u>).</li> </ul>		

EXAMPLE-1: [1] global clock signal 'CLK' is directly connected to an OR gate; [2] other input of OR gate is internal and it is not supplied with AND gate => violation.

```
module top(CLK, EN1, EN2, D1, D2, OUT1, OUT2);
input CLK;
input EN1, EN2, D1, D2;
output OUT1, OUT2;
assign or clk = bb out | CLK;
bb BB (.IN1(EN1), .IN2(EN2), .OUT(bb_out));
dff DFF1 (.CLK(or_clk), .D(D1), .Q(OUT1));
dff DFF2 (.CLK(CLK), .D(D2), .Q(OUT2));
```

endmodule

```
//D flop-flop
module dff(CLK, D, Q);
```

input CLK, D;

output reg Q;

#### endmodule

```
// BB interface definition
module bb (input IN1, IN2, output OUT);
```

#### endmodule



EXAMPLE-2: [1] global clock signal 'CLK' is directly connected to an OR gate;

[2] other input of the gate is driven by FF (inverter is not taken into account) => no violation (case for <u>3.3.5.6</u>).

```
module top(CLK, EN_X, D1, D2, OUT1, OUT2);
input CLK;
input EN_X, D1, D2;
output OUT1, OUT2;
assign or_clk = !en_ff_out | CLK;
dff DFF1 (.CLK(CLK), .D(EN_X), .Q(en_ff_out));
dff DFF2 (.CLK(or_clk), .D(D1), .Q(OUT1));
dff DFF3 (.CLK(CLK), .D(D2), .Q(OUT2));
```

### //D flop-flop module dff( CLK, D, Q );

input CLK, D;

output reg Q;

always @(posedge CLK) Q <= D;



## STARC_VLOG 3.3.5.4



RULE NAME	Circuits that use AND gating of clocks and internally generated signals should be tied to a specific voltage level using an OR gate
	<i>buffers/inverters.</i> Note-1: AND gates with two inputs only are considered. Note-2: if an AND gate is driven by a latch then this checker is not regard the situation (for more details see <u>3.3.5.5</u> ).

EXAMPLE-1: [1] CLK signal is directly connected to an AND gate that feeds directly clock pin of an FF;

[2] the other input of AND gate is supplied with OR gate;

[3] both inputs of OR gate are internally generated (they are outputs of black boxes) => violation.

module top( CLK, IN1, IN2, IN3, IN4, D1, D2, OUT1, OUT2 );

input CLK; input IN1, IN2, IN3, IN4; Instance "top". Clock "CLK" passes through the AND gate logic. Internally input D1, D2; generated signals, connected to other pins of this AND gate, must be controlled by an external port via the OR gate. output OUT1, OUT2; assign and clk = ( bb1 out | bb2 out ) & CLK; dff DFF1 ( .CLK( and_clk ), .D( D1 ), .Q( OUT1 ) ); ), .D( D2 ), .Q( OUT2 ) ); dff DFF2 ( .CLK( CLK bb1 BB1 ( .IN1( IN1 ), .IN2( IN2 ), .OUT( bb1 out) ); bb2 BB2 ( .IN1( IN3 ), .IN2( IN4 ), .OUT( bb2 out) );

#### endmodule

#### //D flop-flop module dff( CLK, D, Q );

input CLK, D; output reg Q;

always @(posedge CLK) Q <= D;

### endmodule

// BB1 interface definition module bb1 ( input IN1, IN2, output OUT);

endmodule

```
// BB2 interface definition
module bb2 (input IN1, IN2, output OUT);
```



## STARC_VLOG 3.3.5.5

RULE NAME	Circuits in which gating is performed on clocks and latch outputs should have an OR performed on the scan select and the stage prior to the latches
MESSAGE	Latch ("{LatchName}") is used for gating clock line and its output is not fixed to '1'. Use OR gate with external signal fixed to high voltage prior to the latch to provide clock to the FFs during scan shift.
	<b>DETAIL</b> The output of the latch is used for gating with clock "{ClkName}".
	Ability to control clock pins from an external inputs is essential for DFT (see <u>3.3.1.1</u> ). Those clocks that cannot be controlled directly from the outside require switching to an external clock during testing. From this point of view use of gated clocks should be avoided, however use of gated clocks may be unavoidable in efforts to reduce power consumption.
PROBLEM DESCRIPTION	There are two techniques for gated clocks. The first is the method of enabling the clock line through the use of an OR gate (see $3.3.5.3$ ), and the second is that of enabling the clock line through the use of an AND gate (see $3.3.5.4$ ). In addition, there are also methods that use latches and FFs (see $3.3.5.6$ ) to produce gated clocks.
	When a latch of an inverted clock is placed prior to the AND gate latch output does not change when the clock is a high pulse. The latch goes to a through state when the pulse goes low after the falling edge, at which time the value of an enable signal propagates to the latch output. Consequently, if the AND with the clock signal is performed after the enable signal passes through the latch (as shown at the picture), then the enable signal will be accepted at the next rising edge of the clock. Such scheme of clock gating provides more stability then scheme described in <u>3.3.5.4</u> .
	Gated clocks using latches such as this normally fix latch output by inserting OR gate prior to the latch (bottom part of the picture). An OR is performed on the SCAN_SEL signal, which is used to switch the circuit to the test mode. When SCAN_SEL is '1' (at the time of the scan shift), the output of the OR is always '1', so a '1' is always input into the AND. As a result, the CLK signal is used to synchronize the FF during the scan shift.
	CLK CLK CLK CLK CLK CLK CLK CLK
	$\downarrow$
	CLK CLK CLK CLK CLK CLK CLK CLK
	LEVEL RECOMMENDATION 2
CHECKER	Checker collects collect external signals and verifies whether these signals are directly (*)
BEHAVIOR	connected to an AND gate that feeds directly(*) clock pin of an FF:
	<ul> <li>if its input pin is directly(*) driven by an OR gate with one external input =&gt; no violation</li> </ul>

RULE NAME	Circuits in which gating is performed on clocks and latch outputs should have an OR performed on the scan select and the stage prior to the latches
	<ul> <li>else if there is no such a gate =&gt; violation</li> </ul>
	<ul> <li>(*) for this rule, signal that is directly connected may be connected directly or through buffers/inverters.</li> </ul>
	Note-1: AND gates with two inputs only are considered.
	Note-2: if there is no latch connected to AND gate, then this checker is not regard the situation (for more details see $3.3.5.4$ ).

**EXAMPLE-1:** [1] external signal is directly connected to AND gate which feeds FF clock pin;

- [2] latch is connected to the other input of AND gate;
- [3] latch input pin is driven by OR gate;

[4] OR gate inputs are both internally generated signals => violation.

```
module top(CLK, IN1, IN2, IN3, IN4, D, OUT);
```

```
input CLK;
input IN1, IN2, IN3, IN4, D;
```

```
output OUT;

, The output of the latch is used for gating with clock "CLK".

assign bb_or = bb1_out | bb2/out;

assign clk_and = latch_out & CLK;

dff DFF (.CLK(clk_and), .D(D), .Q(OUT));

latch LD (.G(~CLK), .D(bb_or), .Q(latch_out));

bb1 BB1 (.IN1(IN1), .IN2(IN2), .OUT(bb1_out));

bb2 BB2 (.IN1(IN3), .IN2(IN4), .OUT(bb2 out));
```

```
//D flop-flop
module dff(CLK, D, Q);
 input CLK, D;
 output reg Q;
 always @ (posedge CLK)
 Q <= D;
endmodule
//D-latch
module latch(G, D, Q);
 input G, D;
 output reg Q;
 always @(G, D)
 if (G)
 Instance "top.LD" Latch ("Q") is used for gating clock line and its output is
 <u>Q <= D</u>;◄
 - i not fixed to '1'. Use OR gate with external signal fixed to high voltage prior to
 the latch to provide clock to the FFs during scan shift.
endmodule
// BB1 interface definition
module bb1 (input IN1, IN2, output OUT);
endmodule
```

### // BB2 interface definition module bb2 ( input IN1, IN2, output OUT);

endmodule



EXAMPLE-2: [1] external signal is directly connected to AND gate which feeds FF clock pin; [2] there is no latch connected to the other AND gate input => no violation. Note: this is the case for rule <u>3.3.5.4</u>.

```
module top(CLK, EN, D, OUT);
input CLK, EN;
input D;
output OUT;
assign clk_and = ff_out & CLK;
dff DFF1 (.CLK(~CLK), .D(EN), .Q(ff_out));
dff DFF2 (.CLK(clk_and), .D(D), .Q(OUT));
```

```
endmodule
```

### //D flop-flop module dff( CLK, D, Q );

input CLK, D;
output reg Q;

```
always @(posedge CLK)
Q <= D;</pre>
```





EXAMPLE-1: [1] external signal is directly connected to OR gate which feeds FF clock pin; [2] FF is connected to the other input of OR gate; [3] FF data input is not driven by OR gate => violation.



input CLK, D;
output reg Q;

always @ (posedge CLK) <u>Q <= D;</u>

// BB interface definition
module bb ( input IN1, IN2, output OUT);



### STARC_VLOG 3.3.5.7

RULE NAME	When the output of the latch is used as a clock, tie to a specific voltage level by performing OR gating with the latch clock input		
MESSAGE	Clock "{GClkName}" passes through the latch "{LatchName}" but the enable input is not set to a specific voltage. Use OR gating with test signal to tie the clock pin to '1', to provide continual pass of the clock signal to FFs.		
PROBLEM DESCRIPTION	Ability to control clock pins from an external inputs is essential for DFT (see <u>3.3.1.1</u> ). Those clocks that cannot be controlled directly from the outside require switching to an external clock during testing. From this point of view use of gated clocks should be avoided, however use of gated clocks may be unavoidable in efforts to reduce power consumption.		
	There are two techniques for gated clocks. The first is the method of enabling the clock line through the use of an OR gate (see $3.3.5.3$ ), and the second is that of enabling the clock line through the use of an AND gate (see $3.3.5.4$ ). In addition, latches (see $3.3.5.5$ ) and FFs (see $3.3.5.6$ ) may be added to gating circuit to produce gated clocks.		
	There are also methods to control the clock lines where a latch is used instead of a gated clock. Such methods are not recommended because they are not desirable in terms of timing analysis. If this method is being used to control the clock lines, signal that is input into the clock pin for the latch to should be able to set to '1' during the test mode. At the picture below the test input and the latch clock input are being tied to a specific value through the use of an OR gate so that the signal always passes through the latch.		
	CLK CLK CLK Latch is gated with an internally generated signal		
	LEVEL RECOMMENDATION 2		
CHECKER BEHAVIOUR	Checker collects collect external signals and verifies whether any of these signals is connected directly (*) to data pin of latch: - if latch output is connected to the clock pin of FF: - if the enable input of latch is an external port or it is supplied with OR gate with at least one external signal => no violation;		
	<ul> <li>otherwise =&gt; violation</li> <li>^(*) for this rule, signal that is <b>directly connected</b> may be connected directly or through buffers/inverters.</li> <li>Note: OR gates with two inputs only are considered.</li> </ul>		

**EXAMPLE-1:** [1] external signal CLK directly connected to data pin of the latch;

[2] latch output is connected to the clock pin of FF;

[3] latch enable input is is supplied with OR gate with internal signals => violation.

```
module top(CLK, IN1, IN2, IN3, IN4, D, OUT);
input CLK;
input IN1, IN2, IN3, IN4, D;
output OUT;
assign bb_or = bb1_out | bb2_out;
dff DFF (.CLK(latch_out), .D(D), .Q(OUT));
```
```
latch LD (.G (bb_or), .D (CLK), .Q (latch_out));
bb1 BB1 (.IN1(IN1), .IN2(IN2), .OUT(bb1_out));
bb2 BB2 (.IN1(IN3), .IN2(IN4), .OUT(bb2 out));
```

#### endmodule

//D flop-flop
module dff( CLK, D, Q );

input CLK, D;
output reg Q;

always @(posedge CLK)
Q <= D;</pre>

#### endmodule

### //D-latch module latch(G, D, Q);

```
input G, D;
output reg Q;
always @(G, D)
if (G)
Instance "top". Clock "CLK" passes through the latch "Q" but the enable
input is not set to a specific voltage. Use OR gating with test signal to tie the
clock pin to '1', to provide continual pass of the clock signal to FFs.
```

endmodule

```
// BB1 interface definition
module bb1 (input IN1, IN2, output OUT);
```

<u>Q</u> <= D#

endmodule

```
// BB2 interface definition
module bb2 (input IN1, IN2, output OUT);
```

#### endmodule



EXAMPLE-2: [1] external signal CLK directly connected to data pin of the latch; [2] latch output is connected to the clock pin of FF; [3] latch enable input is an external signals => no violation.

```
module top(CLK, G, D, OUT);
input CLK, G;
input D;
output OUT;
dff DFF (.CLK(latch_out), .D(D), .Q(OUT));
latch LD (.G (G), .D (CLK), .Q (latch_out));
```

//D flop-flop
module dff( CLK, D, Q );

input CLK, D;
output reg Q;

always @(posedge CLK)
 Q <= D;</pre>

#### endmodule

#### //D-latch

module latch( G, D, Q );

input G, D;
output reg Q;

**always** @(G, D) if (G) <u>Q <= D</u>;



### 3.3.6 DFT in reset lines

### STARC_VLOG 3.3.6.1

RULE NAME	When the output of random logic is applied to an asynchronous set or reset pin, block the propagation of the random logic output		
MESSAGE	The output of random logic is used as asynchronous control for flip-flop "{FFSigName}". Such circuit structure is unsafe for scan shift during the scan test. It is recommended to insert a selector at the final output of the random logic to make it possible to select an external port.		
	DFT for reset lines requires that they should be structured so that no reset is applied to a FF during the scan shift, otherwise some data will be lost. It is necessary for the reset lines to be controlled directly from external input ports (see $3.3.1.4$ ).		
	If an output from random logic is connected to an asynchronous set or reset pin or gated with a reset input, you need to ensure the propagation of the random logic output is blocked during testing to make it possible for the ATPG tool to detect faults in the reset lines.		
PROBLEM DESCRIPTION	RAND_LOGIC No direct control		
	LEVEL RULE		
	Checker scans the design hierarchy for flip-flops and verifies the signal that is mapped to the asynchronous control pin of each flip-flop:		
	<ul> <li>this signal must be controlled by an external input port ^(*)</li> </ul>		
CHECKER BEHAVIOR	<ul> <li>^(*) for this rule, signal that is controlled by an external input port is a signal that is connected directly or through buffers/inverters/MUXes to any external input port of the design</li> </ul>		
	<ul> <li>if signal is not controlled by an external input port =&gt; violation (message points to flip- flop signal assignment).</li> </ul>		

EXAMPLE-1: [1] consider the picture below;

[2] MUX's output signal that is mapped to the asynchronous control of the flip-flop;

[3] data inputs of the MUX are the outputs of combination logic;

[4] MUX control is connected to the external port, but MUX output is still treated as random logic;

[5] propagation of random logic output is not blocked and FF reset cannot be directly controlled from an external input => violation.

module top( ext, tst_x, rst_x, in1, in2, clk, data1, out1 );

input ext; input tst_x; input rst_x; input in1; input in2; input clk; input data1; output out1; wire or_out;

```
wire
 and_out;
 mux_out;
ff1_out;
 wire
 wire
 assign and_out = tst_x & rst_x;
 assign or_out = in1 | in2;
 assign mux_out = (ext) ? and_out : or_out;
 dff r DFF INSTANCE1 (.DATA(datal), .CLK (clk), .RES(mux out), .Q(out1));
endmodule
module dff r(DATA, CLK, RES, Q);
 input DATA;
input CLK;
 input RES;
 output Q;
 reg
 Q;
always @(posedge CLK or negedge RES)
 top.DFF_INSTANCE2. The output of random logic is used as
 asynchronous control for flip-flop "Q". Such circuit structure is unsafe
 <u>if</u> (!RES)<sub>↓</sub>_____
 - for scan shift during the scan test. It is recommended to insert a
 Q <= 1'b0;
 selector at the final output of the random logic to make it possible to
 select an external port.
 else
 - - - - - - - - - - -
```

Q <= DATA;



## STARC_VLOG 3.3.6.2

RULE NAME	Do not mix clock lines and reset lines		
	Signal "{SigName}" is used both for clock and reset. Do not mix clock and reset lines to avoid problems with DFT. In such descriptions all lines to which clock signal is connected will be excluded from scanning.		
MESSACE	DETAIL-1	Connection to clock pin of flip-flop "{FFName}" is detected.	
MESSAGE	DETAIL-2	Connection to asynchronous control pin of flipflop "{FFName}" is detected.	
	DETAIL-3	Signal "{SigName}" is also used both for clock and reset in the same connections.	
PROBLEM DESCRIPTION	In circuits whe the CLK signa Normally, clo However, ther picture. But th when no scan	re clock lines and reset lines are mixed, all FFs to which I is connected will be excluded from scanning. ck lines and reset lines are not mixed in a design. re are some rare cases that use circuitry as shown in the is type of design is risky and should not be used, even is to be inserted.	
	LEVEL	RULE	
CHECKER BEHAVIOR	Checker detect – if su appro- of the Note propa 1.4.3	cts signals that are used simultaneously as clock and reset for FF: ch signals are detected => violation (main message per signal declaration + opriate detail (detail-2/detail-3) per each connection to FF); veral signals drive same FF pin (clock/reset) => violation (only one message for all em + detail-4 per each another driver-signal); c analysis starts from asynchronous control pin of each FF and backward agation is performed (propagation rules are the same as for global reset/clock, see <u>.4</u> ) to detect "forks" that could be connected to clock pin(s) of other/same FF(s).	

EXAMPLE-1: [1] consider the picture below;

[2] signal top.clk1 is used simultaneously as clock (top.dff_instance1) and reset (top.dff_instance1) => violation (detail-1 + detail-2).

Note: signal is propagated through the MUXes.

module top( in1, in2, in3, <u>clk1</u>, clk2, reset, sel, out1, out2 );

input input input input input input input	<pre>in1; in2; in3; clk1; clk2; reset; sel;</pre>	Instance "top". Signal "clk1" is used both for clock and reset. Do not mix clock and reset lines to avoid problems with DFT. In such descriptions all lines to which clock signal is connected will be excluded from scanning.
output output	out1; out2;	
wire m wire m	ux_to_ff1; ux_to_ff2;	
assign	<pre>mux_to_ff2 = ( sel ) ? clk1 ;</pre>	in3;
mux MU	X_INSTANCE ( .in1( clk1 ), .i	<pre>.n2( in2 ), .sel( sel ), .out1( mux_to_ff1 ) );</pre>
dff DF	F_INSTANCE1 ( .D( in1 ), .CLK	( mux_to_ff1 ), .RESET( reset ), .Q( out1 ) );

dff DFF INSTANCE2 ( .D( in1 ), .CLK( clk2 ), .RESET( mux to ff2 ), .Q( out2 ) );

#### endmodule

```
module dff(D, CLK, RESET, Q);
input D;
input CLK;
input CLK;
input RESET;

output Q;
reg Q;
always @(posedge CLK or posedge RESET)

if (RESET)
Q <= 1'b0;
Connection to asynchronous control pin of flipflop "Q" is detected.
else
Q <= D;</pre>
```

#### endmodule

module mux( in1, in2, sel, out1 );
 input in1;
 input in2;
 input sel;
 output out1;
 assign out1 = ( sel ) ? in1 : in2;



EXAMPLE-2: [1] consider the picture below;

[2] if several signals (in1, in2) drive the same FF pin (clock and reset) => violation (detail-1 + detail-2 + detail-4).

```
module top(<u>in1</u>, <u>in2</u>, clk, data1, data2, out1, out2);
 *----
 input in1;
 Signal "in1" is used both for clock and reset. Do not mix clock and
 input in2;
 reset lines to avoid problems with DFT. In such descriptions all lines to
 input clk;
input data1;
 w hich clock signal is connected will be excluded from scanning.
 input data2;
 Signal "in2" is also used both for clock and reset in the same
 output out1;
 connections.
 output out2;
 wire and out;
 assign and out = in1 & in2;
 dff DFF INSTANCE2 (.D(data1), .CLK(and out), .Q(out1));
 dff r DFF INSTANCE1 (.D(data2), .CLK(clk), .RESET(and out), .Q(out2));
endmodule
module dff(D, CLK, Q);
 input D;
 input CLK;
 Connection to clock pin of flip-flop "Q" is detected.
 output Q;
 req
 0;
 always @(posedge CLK)
 O <= D;
endmodule
module dff r(D, CLK, RESET, Q);
 input D;
 input CLK;
 input RESET;
 output Q;
 reg Q;
 always @ (posedge CLK or posedge RESET)
 Connection to asynchronous control pin of flipflop "Q" is detected.
 <u>if</u> (RESET) ←-----
 ı

 Q <= 1'b0;
 else
 Q <= D;
endmodule
```



## STARC_VLOG 3.3.6.3

RULE NAME	Do not connect the output of a FF directly to the asynchronous set or reset pin of a FF		
MESSAGE	The asynchronous control pin(s) of flip-flop "{DrivenFFName}" is driven by the output of another flip-flop. Insert selector to switch to a reset signal controlled directly from an external port to avoid malfunctions with DFT and ATPG tools.		
	DETAIL	Asynchronous {ControlName} pin is driven with the output of flip-flop "{DriverFFHierName}"	
	Problems with driven by outp the selector t external port of	Automatic Test Pattern Generation (ATPG) tools occur when flip-flop clock pin is put of another flip-flop. If a synchronized reset signal is necessary, prefer to insert hat will allow to switch to a reset signal that can be directly controlled from an of LSI (see the picture below)	
PROBLEM DESCRIPTION		FF FF TST TST	
	LEVEL	RULE	
CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER CHECKER BEHAVIOR CHECKER CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER CHECKER BEHAVIOR CHECKER BEHAVIOR CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHECKER CHEC		s the design hierarchy for flip-flops that have output of another flip-flop supplied to nous control pins: ward-propagation is performed from each asynchronous control pin of each flip-flop fine its driver (See rule <u>1.4.3.2</u> for details regarding backward propagation) ver is output of another flip-flop => violation is reported (main message points on assignment of all that infers driver flip-flop) following is list of possible controls ({ControlName}) for the "detail" violation message: reset set set/reset	

EXAMPLE-1: [1] inverted output of first flip-flop is connected to asynchronous set of second flip-flop

endmodule module dff( D, CLK, SET, RESET, Q, Qn ); input D; input CLK; input SET; input RESET; output Q; reg Q; output Qn; always @( posedge CLK or posedge SET or negedge RESET ) if( SET ) Q <= 1'b1; else if( !RESET ) Instance "top.U2". The asynchronous control pin(s) of flip-flop "Q" is driven by the output of another flip-flop. Insert selector to switch to a Q <= 1'b0; reset signal controlled directly from an external port to avoid else malfunctions with DFT and ATPG tools. <u>Q <= D</u>;▲ ◄. --'Asynchronous set pin is driven with the output of flip-flop "top.U1.Q" assign Qn = ~Q;

## STARC_VLOG 3.3.6.4

RULE NAME	Do not connect the output of a latch directly to the asynchronous set or reset pin of a FF			
MESSAGE	The asynchronous control pin(s) of flip-flop "{DrivenFFName}" is driven by the output of latch. Add logic enabling to place the latch in a through mode and control reset directly from an external port to avoid malfunctions with DFT and ATPG tools.			
	DETAIL	Asynchronous {ControlName} pin is driven with the output of flip-flop "{DriverFFHierName}"		
	Latch on a clo cannot be avo image below:	ock line will cause an errors in the DFT and ATPG tools. If such type of circuitry bided, add special gate to place the latch in a through mode, as it shown on the		
PROBLEM DESCRIPTION	RS	T LD FF F F F F F F F F F F F F F F F F F		
	LEVEL	RULE		
	Checker scar asynchronous	is the design hierarchy for flip-flops that have output of latch supplied to their control pins:		
	<ul> <li>backward-propagation is performed from each asynchronous control pin of each flip to define its driver (See rule <u>1.4.3.2</u> for details regarding backward propagation)</li> </ul>			
CHECKER BEHAVIOR	<ul> <li>if driver is output of latch =&gt; violation is reported (main message points on process that infers driven flip-flop, whereas detail message points on assignment of signal that infers driver latch)</li> </ul>			
		see <u>3.3.6.3</u> for list of possible controls ({ControlName}) for the "detail" violation message		

**EXAMPLE-1:** [1] latch output is directly connected to asynchronous set input of flip-flop => violation;

[2] note, that output of the same latch is connected to reset input of the same flip-flop, but there is no violation because backward propagation stops at logic gate 'or' (ORing of multiple asynchronous controls);

```
module dff_rs_async(D, CLK, RESET, SET, Q, Q1);
input D;
input CLK;
input RESET;
input RESET;
output Q;
reg Q;
output Q1;
reg Q1;
wire CTRL_from_FF_out;
// output of LATCH "Q" is line "CTRL_from_FF_out"
assign CTRL_from_FF_out = Q;
// output of LATCH "Q" connected to set pin of flip-flop "Q1"
always @(posedge CLK or posedge CTRL from FF out or negedge RESET)
```

```
if(CTRL_from_FF_out)
 Q1 <= 1'b1;
else if(!RESET)
 Instance "dff_rs_async". The asynchronous control pin(s) of flip-flop
 "Q1" is driven by the output of latch. Add logic enabling to place the
 Q1 <= 1'b0;

 latch in a through mode and control reset directly from an external
 else
 . -
 port to avoid malfunctions with DFT and ATPG tools.
 Q1 <= D; * ~ ~
 always @(CLK or SET or RESET)
 if(SET)
 Q <= 1'b1;
 else if(!RESET)
 Q <= 1'b0;
 // LATCH "Q" is inferred
 Asynchronous set pin is driven with the output of latch
"dff_rs_async.Q"
 else if (CLK) •
 Q <= D;
endmodule
 - -
```

### 3.3.7 Handling of different clocks

## STARC_VLOG 3.3.7.2

RULE NAME	Insert a latch with an inverted clock when transmitting between asynchronous clocks		
	Data transfer without using a latch is detected. For structuring a single sca chain it is recommended to insert a latch with an inverted clock between th adjacent flip-flops that are in different clock domains.		
MESSAGE-1	DETAIL-1	Data is sent by the FF "{FFName}" that belongs to the clock domain "{HierClockName}".	
	DETAIL-2	Data is accepted by the FF "{FFName}" that belongs to the clock domain "{HierClockName}".	
	Multiple clo structuring between the	ck domains transfer data through a single latch ("{LatchName}"). For scan chains it is recommended to insert a latch with an inverted clock e each pair of adjacent flip-flops that are in different clock domains.	
MESSAGE-2	DETAIL-1	Data is sent by the FF "{FFName}" that belongs to the clock domain "{HierClockName}".	
	DETAIL-2	Data is accepted by the FF "{FFName}" that belongs to the clock domain "{HierClockName}".	
MESSAGE-3	Incorrect enable polarity is used to switch the latch "{LatchName}" to a transparent state. Polarity should be inverted relatively to the driving flip-flop from the source clock domain (for structuring a single scan chain it is recommended to insert a latch with an inverted clock between the adjacent flip-flops that are in different clock domains).		
	DETAIL-1	Data is sent by the FF "{FFName}" that belongs to the clock domain "{HierClockName}".	
	DETAIL-2	Data is accepted by the FF "{FFName}" that belongs to the clock domain "{HierClockName}".	
PROBLEM DESCRIPTION	PROBLEM       It is important to handle multiple clock domains with care. An attention to clock skew is importat during the scan testing it is easy to meet setup-timing requirements because scan clock frequency is slow, whereas hold-time problems are common.         Potential hold-time problems could be avoided by ensuring that a scan chain consists only of f flops from the same clock domain. If this is not feasible, latch with an inverted clock should added between the adjacent flip-flops on a scan chain that are in different clock domains.         PROBLEM       FF       FF		
CHECKER BEHAVIOR	Checker scans interconnections between different asynchronous <b>clock domains</b> (see <u>1.5.1.1</u> details about clock domains detection):		



EXAMPLE-1: [1] consider sample circuit at the picture below – latch ld_out is properly located between the asynchronous clock domains DOMAIN_1 and DOMAIN_2, but its enable input is active at the same clock phase as flip-flops from the DOMAIN_1 => violation (message-3); [2] note that clocks are auto-detected.

module top ( <u>clk1</u>, <u>clk2</u>, data, out ); Data is sent by the FF "top.ff_out" that belongs to the clock domain "clk1". input clk1, clk2; data; output reg out; -----"clk1" is the origin clock of the source domain. reg ff out, ld out; _ _ _ _ _ _ _ _ _ _ Data is accepted by the FF "top.out" that belongs to the clock domain always @( posedge kik1 ff_out <= data;</pre> "clk2". -----always @( clk1 or ff out ) "clk2" is the origin clock of the target domain.

Verilog HDL RTL Design Style Checks

if ( clk1 )
 ld_out <= ff_out;</pre>

. _ _ _ _ _

endmodule

**Instance "top".** Incorrect enable polarity is used to switch the latch "ld_out" to a transparent state. Polarity should be inverted relatively to the driving flip-flop from the source clock domain (for structuring a single scan chain it is recommended to insert a latch with an inverted clock betw een the adjacent flip-flops that are in different clock domains).

-----



### 3.3.8 DFT for tri-state circuits

## STARC_VLOG 3.3.8.1

RULE NAME	Tristate enable signals should be able to be fixed from an external input port		
MESSAGE	Tristate enable input is not directly controlled from external input port. The tristates must be able to be controlled directly from external input ports, otherwise ATPG tools will encounter problems.		
	If tristate design takes DFT into consideration, it must enable direct control of tristate buffers from outside of the LSI (such description will be correct for ATPG tools).		
DESCRIPTION	LEVEL	RECOMMENDATION 2	
	Checker scans the design hierarchy for tristates and verifies the signal that is mapped to an enable pin of each tristate that is detected:		
	<ul> <li>this signal must be an external (*) signal for the design</li> </ul>		
BEHAVIOR		^(*) <b>external</b> signal is such signal that can be directly controlled from an external port (it doesn't pass through any kind of logic except of buffers and inverters)	
	– if sig signa	nal is not external => violation message is reported (message points on tristate al assignment)	

EXAMPLE-1: [1] MUX switches between signals en1 and en2 to control tristate enable signal; [2] internal signal (MUX out) is connected to the enable signal of tristate => violation;

```
module top(clk, sel, en1, en2, out1);
input clk, en1, en2;
output out1;
reg int_en, mux_out, ff_out;
always @(sel, en1, en2)
 case (sel)
 1'b0 : int_en <= en1;
 1'b1 : int_en <= en2;
 default : int_en <= 1'bx;
endcase
always @(posedge clk)
 ff_out <= mux_out;
 ff_out = int_en ? ff_out : 1'bz;</pre>
```

## STARC_VLOG 3.3.8.2

RULE NAME	Tristate enable signals should be able to be controlled directly from the outside or should be controlled by a decoder that is controlled directly from the outside		
MESSAGE	Tri-state "{ThreeStateName}" enable pin can not be controlled directly from the outside or can not be controlled by a decoder that is controlled directly from the outside. Such circuit structure is unsafe for scan shift during the scan test. It is recommended to insert a selector at the final output of the random logic to make it possible to select an external port or insert a decoder to reduce number of external pins.		
	Tristate design that takes DFT into consideration is, ideally, a design wherein all of the enable signals can be controlled individually from outside of the LSI (see picture below). With such circuitry, there will be no problems with ATPG tools.		
PROBLEM DESCRIPTION	In LSIs containing many tristate circuits, it is, as a practical matter, impossible to provide enable signals to all of the tristate elements from outside of the LSI. In such cases, one method that is used widely to decrease a number of required input pins is designs using decoders to control the tristate elements internally. This method is considered at the picture below.		
CHECKER	Checker scope the design hierarchy for tri state and verify the line that is manual to the anable		
BEHAVIOR	control pins:		
	- allowed cases:		
	<ul> <li>tri-state enable control pin is driven by an external signal (see <u>3.3.8.1</u> for details)</li> <li>tri state enable control pin is driven by an <i>electronic decoder</i>.</li> </ul>		
	<ul> <li>all inputs of abstract decoder must be connected directly(*) from an external port</li> </ul>		
	<ul> <li>(*): direct connection in this case means that only buffers and inverters are allowed – MUX inputs are not allowed)</li> </ul>		

	RULE NAME	Tristate enable signals should be able to be controlled directly from the outside or should be controlled by a decoder that is controlled directly from the outside		
		<ul> <li>tri-state enable control also must be connected directly(**) to an abstract decoder output</li> </ul>		
		<ul> <li>(**): direct connection in this case means that only buffers and inverters are allowed – MUX inputs are allowed)</li> </ul>		
		<ul> <li>note: cascade logic is possible for decoders – such cases are considered</li> </ul>		
<ul> <li>all another cases are not allowed and violate the rule.</li> <li>Note: abstract decoder scheme means scheme which consist of MUX that mapped to inputs; so, the following definitions are set:</li> </ul>		<ul> <li>all another cases are not allowed and violate the rule.</li> </ul>		
		Note: <b>abstract decoder</b> scheme means scheme which consist of MUX that has constants mapped to inputs; so, the following definitions are set:		
		<ul> <li>MUX select pins are inputs of abstract decoder</li> </ul>		
		<ul> <li>MUX output pins are outputs of abstract decoder</li> </ul>		
		<ul> <li>MUX input pins are mapped nowhere, they are a constants.</li> </ul>		

#### EXAMPLE-1: [1] tri-state enable signals are controlled by the decoder;

[2] one of the decoder inputs is controlled from external port through "and" gate => violation.

Note: violation is expected per every bit of vector Q, only one message is mentioned here to minimize number of callouts. The only difference between the messages is a name of tri-state enable pin.



```
 endcase

 endmodule

 module tristate(DATA, EN, Q);

 input [3:0] DATA;

 input [3:0] EN;

 output [3:0] Q;

 assign Q = (EN) ? DATA : 4'bz;

top.TS_INST. Tri-state "Q[0]" enable pin can not be controlled directly from the outside or can not be controlled by a decoder that is controlled directly from the outside. Such circuit structure is unsafe for scan shift during the scan test. It is recommended to insert a selector at the final output of the random logic to make it possible to select an external port or insert a decoder to reduce number of external pins.
```

## STARC_VLOG 3.3.8.3

RULE NAME	External bidirectional pins should be set during the scan shift				
	Non-tri-state logic is detected on bidirectional bus "{PortName}". Connect tri- states to inout port to set the direction of the port during the scan shift.				
MESSAGE-1	DETAIL-1	Non-tri-state element drives the bidirectional bus.			
	DETAIL2	Non-tri-state element is driven by the bidirectional bus.			
MESSAGE-2	Control inputs of tri-states on bidirectional bus "{PortName}" are driven incorrectly. Use a single external port and its inversion for tri-states control inputs to set the inout port to input or output during the scan shift.				
PROBLEM DESCRIPTION	Bidirectional ports should drive tri-state for output mode and should be driven by tri-state for input mode. To avoid situations when value is written and is read from the port at the same time, tri-state enable signal is used in the way shown at the picture. For DFT there should be a possibility to set the external bidirectional ports of the LSI as inputs during the scan shift, and the mode should be controlled from an external port.				
	LEVEL	RECOMMENDATION 3			
	Checker scan the current module and for each port declared as <i>inout</i> checks its actual mode (in case of vector – every bit is checked separately):				
	<ul> <li>if the actual mode is 'unused' or 'input' =&gt; no violations</li> </ul>				
	<ul> <li>if the actual mode is 'inout':</li> </ul>				
	<ul> <li>analyzes all local drivers of the 'inout' port and all lines that are driven by the 'inout' port:</li> </ul>				
CHECKER	<ul> <li>if one or more local drivers is not a tri-state or if 'inout' port drives non-tri-state</li> <li>violation (message-1 + detail-1 (per each non-tristate driver object) / detail-2 (per each non-tristate driven object));</li> </ul>				
BEHAVIOR		<ul> <li>in any other case checker collects:</li> </ul>			
		<ul> <li>all enable inputs of tristates that drive 'inout' ports (OUTBUF)</li> </ul>			
		<ul> <li>all enable inputs of tristates which are driven (INBUF) by 'inout' port</li> </ul>			
		<ul> <li>OUTBUF and INBUF must be driven by the same external port (CONTROL) inversely, i.e. this signal should satisfy a following condition:</li> </ul>			
		<ul> <li>if CONTROL drives OUTBUF, !CONTROL should drive INBUF;</li> </ul>			
		<ul> <li>if !CONTROL drives OUTBUF, CONTROL should drive INBUF;</li> </ul>			
		<ul> <li>otherwise =&gt; violation (message-2) and the analysis is stopped (for the currently analyzed 'inout' port).</li> </ul>			

#### EXAMPLE-1: [1] actual mode of *inout* port is 'inout';

[2] local driver is not a tri-state and 'inout' port drives non-tri-state => violation (message-1 + detail-1/detail-2).



#### EXAMPLE-2: [1] actual mode of *inout* port is 'inout';

[2] local driver is a tri-state and 'inout' port drives tri-state;

[3] OUTBUF and INBUF are driven by the same signal ("enb");

[4] safety condition is not achieved ("enb" drives both INBUF and OUTBUF)=> violation (message-2).

module top (in1, enb, out, io);
input in, enb;
output out;
inout io;
assign io = enb1 ? 1'bz : in;
Control inputs of tri-states on bidirectional bus "io" are driven
incorrectly. Use a single external port and its inversion for tri-states
control inputs to set the inout port to input or output during the scan
shift.

assign out = enb1 ? 1'bz : io;

### 3.4 Low-power design

### 3.4.1 Low-power design using gated clocks

## STARC_VLOG 3.4.1.1

RULE NAME	In the design of standard ASICs, gated clocks can be used only in the top level.		
MESSAGE-1	Global clock "{ClkName}" is gated locally. In the design of standard ASICs, the gated clocks should only be located in the clock generator module at the top level so as to gate the clocks to each functional block.		
	One of the most effective approaches to reduce power dissipation is to use gated clocks or divided clocks. It means clocks could be stopped when they are not needed. Following figure illustrates the most common method of clock gating – through the use of a latch and a gate:		
PROBLEM DESCRIPTION	EN_1 EN_2 CLCK GENERATOR MODULE EN_2 CLK		
	When the CLK is in its low phase, the latch is transparent (propagation of the control input which actually indicates whether to gate the clock or not). So, if the control input is high, the output of the latch is high during the low phase (it remains in this state until the next CLK low phase). In such situation, AND gate is enabled when the posedge CLK arrives. In the design of standard ASICs, the gated clocks should only be located in the clock generator		
	module at the top level so as to gate the clocks to each functional block. When gated clocks are used at local level, there will be many incorrect cells in the clock tree (when the clock tree is generated by synthesis tool). Thus, fixing clock skew will be more difficult. Moreover, when gated clocks are used only in the clock generator module, it becomes easier to insert a DFT circuits.		
	LEVEL RULE		
CHECKER BEHAVIOR	<ul> <li>Checker detects each gated clocks in the design:</li> <li>violation is issued in case if clock is gated locally (correct case – separate module at top level);</li> </ul>		

EXAMPLE-1: [1] sample contains two locally gated submodules => violations;

[2] the figure below illustrates an approach to fix this problem – gated clocks are separated from another logic and located separately in the clock generator module.

module cmp( CLK, RST, CH_EN1, CH_EN2, ARG_A, ARG_B, RES );
input ARG_A, ARG_B;
input CLK, RST, CH_EN1, CH_EN2;
output [1:0] RES;
wire wA, wB;

```
assign wA = ARG_A & ARG_B;
assign wB = ARG A | ARG B;
gated ff GATED FF CH A
(
 .RST X(RST
),
),
 .CLK (CLK
 (wA
 .DI
),
 (CH_EN1),
(RES[0])
 .EN
 .DO
);
gated_ff GATED_FF_CH_B
 .RST X(RST
),
 .CLK (CLK),
 (wB),
(CH_EN2),
 .DI
 .EN
 .DO (RES[1])
);
```

endmodule

```
module gated ff(DI, RST X, EN, CLK, DO);
 input DI;
 input RST_X, EN, CLK;
 output DO;
 reg DO;
 Instance "cmp.GATED FF CH A". Global clock "cmp.CLK" is gated
 | locally. In the design of standard ASICs, the gated clocks should only be
 d_latch;
 req
 wire gated_clk;
 | located in the clock generator module at the top level so as to gate the
 clocks to each functional block.
 always @(CLK, EN) begin
 - - - - - - - - -
 if(CLK)
 Instance "cmp.GATED_FF_CH_B". Global clock "cmp.CLK" is gated
 d_latch = \notin N;
 locally. In the design of standard ASICs, the gated clocks should only be
 end
 , /
 located in the clock generator module at the top level so as to gate the
 assign gated clk = d latch & CLK; clocks to each functional block.
 always @(posedge \texttt{gated\_clk} or negedge \texttt{RST}\_\texttt{X}) begin
 if(!RST_X)
 DO <= 1'b0;
```

else DO <= DI; end



### 3.5 Source codes and design data management

### 3.5.3 Define necessary information for file headers

## STARC_VLOG 3.5.3.3

RULE NAME	Standardize file headers			
MESSAGE-1	Token "{TokenRegExp}" ({Token}) is not expected according to the gramma defined by the rule configuration. Possible token(s) to use {ExpectedTokenRegExpAndToken}.			
MESSAGE-2	Token " accordii	{TokenRegExp}" ({Token}) is not expected ng to the current grammar defined by the cu	. End of file header is reached urrent rule configuration.	
MESSAGE-3	Unexpect {Expect configur	cted end of file heade edTokenRegExpAndToken} according to th ration.	r. Possible token(s): e grammar defined by the rule	
MESSAGE-4	File hea improve	der is missed. It is recommended to add s readability.	tandard header for each file to	
MESSAGE-5 [ERROR]	Incorrect grammar description. There is a choice between values "{Values}" and empty set for nonterminal symbol "{SymbolName}". Use '[]' to define optional values.			
MESSAGE-6 [ERROR]	Incorrect grammar description. Symbol "{SymbolName}" is not defined as neither nonterminal symbol nor token.			
MESSAGE-7 [ERROR]	Incorrect grammar description. Left recursion is detected in description of nonterminal symbol "{SymbolName}". Use '{ }' to define repeated values.			
PROBLEM       Necessary information should be defined with the file was modified by whom and recommendation makes it possible to im designers other than the original designer. In the example, the file header, file names, are all defined. Any other sections should a if the file headers' formats differ among do header format.         Example:       /*		<pre>y information should be defined within the file head was modified by whom and for what purpos ndation makes it possible to improve readability other than the original designer. ample, the file header, file names, circuit type, funct fined. Any other sections should also be added whe headers' formats differ among designers, so all d rmat. </pre>	er. Define the file, and include when e it was created. Following this when the description is reused by ion, modifier, originator, and revision en necessary. Readability decreases esigners should follow standardized 	
	LEVEL	RECOMMENDATION 1		

RULE NAME	Standardize file headers		
CHECKER	Checker detect file header(*):		
BEHAVIOR	<ul> <li>if file header does not satisfy standard defined in the configuration file or grammar description does not specified properly(**) =&gt; violation:</li> </ul>		
	(*) <b>file header</b> is a continuous sequence of commented lines until first line with code is		
	reached. Considering of empty lines is tune by CONSIDER_END_LINE parameter ("0" means not to consider, "1" – to consider; default value is "0" ).		
	(**)Creation of new grammar should satisfy next rules:		
	<ul> <li>there should be the main nonterminal symbol with the rule of its representation;</li> </ul>		
	<ul> <li>each nonterminal symbol (from the rule for main nonterminal symbol) must have grammatical rules showing how it is made out of simpler constructs;</li> </ul>		
	<ul> <li>the simplest nonterminal symbol should be represented with terminal one (token), if some of the nonterminal symbol could not be represented with token, then the grammar is not full, and it is impossible to provide correct analysis.</li> </ul>		
	<ul> <li>if token unexpected by the rule is specified =&gt; message-1;</li> </ul>		
	<ul> <li>if file header ends according to the grammar but comments continue =&gt; message-2;</li> </ul>		
	<ul> <li>if comments end but file header continues according to the grammar =&gt; message-3;</li> </ul>		
	<ul> <li>if there is no file header =&gt; message-4;</li> </ul>		
	<ul> <li>if choice between some object and empty set is specified within configuration =&gt; message-5;</li> </ul>		
	<ul> <li>if some symbol is not defined within configuration =&gt; message-6;</li> </ul>		
	if left recursion is used within configuration => message-7.		
	Note-1: BNF points (according to the standard ISO/IEC 14977 : 1996(E)):		
	– [ – start-option-symbol end-option-symbol – ]		
	– { – start-repeat-symbol end-repeat-symbol – }		
	<ul> <li>– (= definition-separator-symbol</li> <li># instead of accord quote symbol "to define terminal symbols</li> </ul>		
	— # – instead of second-quote-symbol to define terminal symbols. Note-2: in should be mentioned that definition separator symbol (1) can not be used inside of		
	option ([]) or repeat ({}) constructs.		
	Note-3: grammar is defined by with two parameters GRAMMAR and TOKENS. Default values of them are following:		
	GRAMMAR = [		
	"content ::= LINE content_item LINE",		
	"content_item ::= empty_line		
	file_name_string [{additional_string}]		
	empty_line		
	author_string [{additional_string}]		
	type string [{additional string}]		
	empty line		
	function_string [{additional_string}]		
	empty_line		
	edit_string [{additional_string}]		
	empty_line		
	rev_date_string [{additional_string}]		
	empty_ine [{additional_string} empty_ine],		
	"file_name_string ::= MARGIN FILE_NAME SEPARATION_CHAR STRING MARGIN",		
	aution_suring= MARGIN AUTHOR SEPARATION_CHAR STRING MARGIN",		

RULE NAME	Standardize file headers			
	"type_string ::= MARGIN TYPE_NAME SEPARATION_CHAR STRING MARGIN",			
	"function_string ::= MARGIN FUNCTION_NAME SEPARATION_CHAR STRING MARGIN",			
	"edit_string ::= MARGIN EDIT_NAME SEPARATION_CHAR STRING MARGIN",			
	"rev_date_string ::= MARGIN REV_DATE_NAME SEPARATION_CHAR STRING MARGIN",			
	"empty_line ::= MARGIN MARGIN",			
	"additional_string::= MARGIN STRING MARGIN"			
	]			
	TOKENS = [ "FILE_NAME ::= #FILE NAME#", "AUTHOR ::= #AUTHOR#", "TYPE_NAME ::= #TYPE#", "FUNCTION_NAME ::= #FUNCTION#", "EDIT_NAME ::= #FUNCTION#", "EDIT_NAME ::= #EDIT#", "REV_DATE_NAME ::= #REV, DATE#", "INE ::= #-{3,}#", "SEPARATION_CHAR ::= #:#", "MARGIN ::= ##" ] Note-4: IDENTIFIER_END_LINE = is a bard coded tokens, they cannot be changed by user			
	Note-4: IDENTIFIER, END_LINE – is a hard coded tokens, they cannot be changed by user. END_LINE – is processed if parameter CONSIDER_END_LINE is active (is equal to '1').			

**EXAMPLE-1:** [1] default configuration is used;

[2] field FUNCTION is missed from header => violation (message-1).

FILE_NAME	: clk_gen.v	
AUTHOR :	Robert	
TYPE : CI	RCUIT	
<u>EDIT</u> : BO	a	
	- 1 0 04/01/00	
REV DATE	1 1 02/02/08	
```	1.1 02/02/00	
clock frè	quency is defined by paramet	er
CLK PERIO	D	
'	```	
	`	*/
module clk_g	en ();	Unexpected token: "EDIT" (EDIT_NAME). Expected token: "FUNCTION" (FUNCTION_NAME). Standardize the format of file header to increase
enamodule		the readability of code
		the readability of code.
EXAMPLE-2:	[1] default configuration is used;	the readability of code.
EXAMPLE-2:	 [1] default configuration is used; [2] file header ends according (message-2); 	to the grammar but commented lines continue => violation
EXAMPLE-2:	 default configuration is used; file header ends according (message-2); Note: empty line between multi-line 	to the grammar but commented lines continue => violation ne and one-line comments is skipped.
EXAMPLE-2:	 default configuration is used; file header ends according (message-2); Note: empty line between multi-line 	to the grammar but commented lines continue => violation ne and one-line comments is skipped.
EXAMPLE-2:	 default configuration is used; file header ends according (message-2); Note: empty line between multi-line 	to the grammar but commented lines continue => violation ne and one-line comments is skipped.
EXAMPLE-2:	 [1] default configuration is used; [2] file header ends according (message-2); Note: empty line between multi-line 	to the grammar but commented lines continue => violation ne and one-line comments is skipped.
EXAMPLE-2: /*	 [1] default configuration is used; [2] file header ends according (message-2); Note: empty line between multi-line : clk gen.v 	to the grammar but commented lines continue => violation ne and one-line comments is skipped.
EXAMPLE-2: /*	 [1] default configuration is used; [2] file header ends according (message-2); Note: empty line between multi-line : clk_gen.v 	to the grammar but commented lines continue => violation ne and one-line comments is skipped.

```
-- AUTHOR : Robert
-- TYPE : CIRCUIT
                                                           ___
---
                                                           ___
-- FUNCTION : generate clock signal
                                                           --
___
                                                           --
-- EDIT : Bob
                                                           ___
---
                                                           ___
-- REV DATE : 1.0 04/01/08
     1.1 02/02/08
                                                           ___
___
___
                                                           ___
-- clock frequency is defined by parameter
-- CLK_PERIOD
                                                           ___
___
_____
                                                          _*/
                                              _ _ _ _ _ _ _ _ _ _ _ _ _
                                                                   _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
//top module declaration
                                             Unexpected token: "any_ASCII_characters" (IDENTIFIER). End of file
module clk_gen (...);
                                     ----- header according to the current grammar is reached. Standardize the
                                            format of file header to increase the readability of code.
```

endmodule

EXAMPLE-3: [1] custom grammar description is used;

[2] header satisfies requirements described with grammar => no violation.

```
#configuration
RULE CFG STARC VLOG.3.5.3.3
{
    GRAMMAR = [
            "content ::= LINE content item LINE",
            "content_item ::= cvs_tag LINE
                                   model name block LINE
                                   owner block LINE
                                   file description",
            "cvs tag ::= FIRST SYMBOL ID TAG string",
            "model name block ::= {FIRST SYMBOL string}",
            "owner_block ::= {empty_line} {FIRST_SYMBOL string [{empty_line}]}
                                copyright_item {empty_line}",
            "copyright_item ::= LINE FIRST_SYMBOL [{LINE}] COPYRIGHT company [LINE]
                                        FIRST_SYMBOL [LINE] ALL RIGHTS RESERVED [LINE]
                                    [FIRST SYMBOL LINE] {empty line}",
            "company ::= string",
            "file_description ::= filename_str empty_line description_str empty_line",
            "filename str ::= FIRST SYMBOL FILE NAME string",
            "description_str ::= FIRST_SYMBOL DESCRIPTION string",
            "string ::= {IDENTIFIER}",
            "empty_line ::= FIRST_SYMBOL"
    ]
    TOKENS = [
            "ID TAG ::= #\$Id:#",
            "FILE_NAME ::= #Filename:#",
            "DESCRIPTION ::= #Description:#",
            "COPYRIGHT ::= #Copyright#",
            "ALL ::= #All#",
            "RIGHTS ::= #rights#",
            "RESERVED ::= #reserved.#",
            "LINE ::= #\*{2,}#",
            "FIRST SYMBOL ::= #\*#"
    ]
```

```
}
```

```
* $Id: multiplier.v,v 1.2 2008/01/01 00:00:00 bob Exp $
**
        * Multiplier - Verilog Behavioural Model
       * * * * * * * * * *
                         *****
* This File is owned and controlled by My_vendor and must be used solely
* for design, simulation, implementation and creation of design files
* limited to My_vendor devices or technologies.
      ** Copyright My_Vendor, Inc. **
      ** All rights reserved.
                       * *
*******
* Filename: multiplier.v
* Description: The Verilog behavioural model for the multiplier
   ***
*/
```

```
`timescale 1ns/10ps
```

. . .

EXAMPLE-4: [1] custom grammar description is used;

[2] token TOKEN_B is used within grammar description, but it is not defined => error (message-6).

```
#configuration
RULE_CFG STARC_VLOG.3.5.3.3
{
    GRAMMAR = [
        "content ::= LINE content_item LINE",
        "content_item ::= TOKEN_A TOKEN_B TOKEN_C"
    J
    TOKENS = [
        "TOKEN_A ::= #string_A#",
        "TOKEN_C ::= #string_B#",
        "LINE ::= #\*{2,}#",
    ]
}
```

3.5.6 Use comments often

STARC_VLOG 3.5.6.3

RULE NAME	Describe the I/O ports and declarations in one line and always add comments		
	Detected {ObjectType}s declaration that are not followed by a comment. It is recommended to add comments in the same line per understanding and readability of the code.		
MESSAGE-1	DETAIL-1 {DirectionType} port "{PortName}" does not have corresponding comment in the same line.		
	DETAIL-2 {SignalVariable} "{ObjectName}" does not have corresponding comment in the same line.		
MESSAGE-2	Some objects are declared in the single line. It is recommended to write the declaration of each port in a separate line and follow it with the corresponding comments in the same line per each declaration in order to improve understanding and readability of the code.		
	DETAIL {ObjectTypeObjectNameList} are declared in the single line.		
	Detected comment(s) written before declaration of {ObjectType}. It is recommended to declare {ObjectType} followed with comments.		
MESSAGE-3	DETAIL Comment is written before declaration. Write each declaration in single line followed by the comment.		
	The frequent use of comments improves readability of the source code. As a result, it becomes easier to understand and maintain the source code, and this in turn leads to improved reuse efficiency. Recommended volume of comments is generally should to be about 20 to 40% of the source code.		
PROBLEM DESCRIPTION	Comments indicating the purpose and functionality should be added to operators and statements in the description. Moreover, the I/O port or internal register declarations should be described in one line for each signal or register, and comments should always be added.		
	LEVEL RECOMMENDATION 2		
	Checker detects port declarations in each module:		
	 if the comment is written before declaration => violation (message-3); 		
	 else if ports are declared in separate lines and some declaration is not followed by a comments => violation (message -1 + detail-1); 		
	 else if ports are declared within the same line => violation (message-2 + detail). 		
CHECKER BEHAVIOR	Checker detects signal/variable declarations of any type within module scope:		
	 if the comment is written before declaration => violation (message-3); 		
	 else if signals are declared in separate lines and some declaration is not followed by a comments => violation (message -1 + detail-2); 		
	 else if signals are declared within the same line => violation (message-2 + detail). 		
	Note-1: an empty comment is treated as it is no comment at all		
	Note-2: port declarations are verified both within module declaration and module item.		

EXAMPLE-1: [1] all of the ports are declared within the same line => violation (message-2 + detail).

module dff	(<u>input clk, rst, d, output q</u>)	; // module interface declaration
 endmodule	• • • • • • • • • • • • • • • • • • •	Some objects are declared in the single line. It is recommended to w rite the declaration of each port in a separate line and follow it with the corresponding comments in the same line per each declaration in order to improve understanding and readability of the code.

EXAMPLE-2: [1] two ports are declared in separate lines and both declaration are not followed by a comments => violation (message -1 + detail-1);



[2] four ports are declared within the same line => violation (message-2 + detail).

EXAMPLE-3: [1] comment is written before nets declaration => violation (message-3);

[2] generate loop variable is declared followed by a comment => no violation.

<pre>module top ();</pre>	Detected comment(s) w ritten before declaration of port(s). It is recommended to declare port(s) follow ed w ith comments.	1
/*dffs outputs */ <u>met</u> dff1_out, dff <u>genvar</u> i; //	22_out; generate loop variable	
endmodule	Comment is written before declaration. Write each declaration in single line follow ed by the comment.	

STARC_VLOG 3.5.6.4

RULE NAME	Provide the comments in English as much as possible		
MESSAGE	Detected character in a comment that has ASCII code out of range [0:127]. It is recommended to provide comments using characters from basic ASCII table.		
PROBLEM DESCRIPTION	It is preferable to provide comments in English, if possible, because design resources may be used internationally and English is the most popular language in the area of high technologies. Also, there are many EDA tools that do not support proper operation by source codes using languages other than English. However, if it is hard to provide comments in English, sometimes the comments become inadequate and the number of comments decreases. It is acceptable to write the comments in a language other than English if writing the comments in English is too difficult. Always be sure that detailed comments are added to the greatest extent possible. If possible, it is ideal to create tools that automatically delete comments in languages other than English before using any EDA tool.		
	LEVEL RECOMMENDATION 2		
CHECKER BEHAVIOR	Checker scans source file for comments: – if there is at least one character that has ASCII code out of range [0:127] in current comment => violation		

EXAMPLE-1: [1] two commented strings have characters which ASCII code out of range [0:127] => two violation



STARC_VLOG 3.5.6.7

RULE NAME	Comments should start with "//"		
MESSAGE	It is recommended to use single line comments starting with "//".		
PROBLEM	The frequent use of comments improves readability of the source code. As a result, it becomes easier to understand and maintain the source code, and this in turn leads to improved reuse efficiency. Recommended volume of comments is generally should to be about 20 to 40% of the source code.		
	At a minimum, insert comments in all I/O signal and register signal names names (see $3.5.6.3$). It is best to comment each meaningful line in 'always' blocks, 'assign' statements, sub-programs and other constructs, adding a comment just next to the line. In all the cases comment should be applied as one line comment and start with "//".		
DESCRIPTION	always @	(posedge CLK or posedge RST) //FSM clear after reset or next state	
	end	<pre>if (RST == 1'b1) //reset condition, global reset STATE <= FIRST_STATE; //initial of FSM variable else //FSM state moves at CLK positive edge STATE <= NEXT_STATE; //moves next state</pre>	
	LEVEL	RECOMMENDATION 3	
CHECKER BEHAVIOR	Checker scans source file for comments: – if multi-line comment detected =>violation exception: multi-line comments within file header are skipped (see <u>3.5.3.3</u>)		

EXAMPLE-1: [1] multi-line comment is used => violation

always @ (CorD)	
<pre>/*latch inference*</pre>	<u>:/</u>
if (C)	It is recommended to use single line comments starting with "//".
Q = D;	······································

Chapter 4 Verification Techniques

4.1 Test bench description

4.1.2 Use basic test vector descriptions

STARC_VLOG 4.1.2.3

RULE NAME	The number of lines in fork-join should be a maximum of 5				
MESSAGE	'Fork-join' block has 'fork-join' contents to a maximum of {MAX_LINES_RECOMMENDED} concurrent branches to avoid simulation speed slowdown.				
PROBLEM DESCRIPTION	'fork-join' statement is a syntax that supports simultaneous execution. When 'fork-join' is used effectively, improved flexibility in description is possible and this is convenient. However, 'fork-join' also slows down simulation speed. Moreover, when there are too many assign statements in 'fork-join' the readability declines. So it is recommended to limit the fork-join contents to a maximum of five execution lines.				
	LEVEL	RECOMMENDATION 3			
	Checker counts number of concurrent branches in fork-join blocks:				
	 if count of execution lines is greater than MAX_LINES_RECOMMENDED => violation 				
	Note-1: concurrent line is top-level (executed in parallel) statement in fork-join block:				
	fork				
		if() begin // execution line #1			
DENAVIOR		end			
		a = b; c = d; // execution lines #2, #3			
	Note-2: va default va	alue of MAX_LINES_RECOMMENDED parameter is defined in configuration file (5 is lue).			

EXAMPLE-1: [1] 'fork-join' block contains 4 execution lines which is greater than MAX_LINES_RECOMMENDED parameter value => violation.

Note: MAX_LINES_RECOMMENDED parameter value is set to 3 to simplify the example.

```
-----
always @( ... ) begin
                                          'Fork-join' block has 'fork-join' contents to a maximum of 3 concurrent
    <u>fork</u> +-----
                                         branches to avoid simulation speed slow dow n.
         case ( sel )
                               //execution line #1
             1'b0 : ...;
1'b1 : ...;
             default : ...;
         endcase
         fork
                               //execution line #2
              . . .
         ioin
         data1 <= ~tmp1; data2 <= ctrl ? res1 : res2; //execution lines #3 and #4</pre>
    join
end
```

4.1.4 Avoid assigning from multiple *initial constructs* (different from VHDL)

STARC_VLOG 4.1.4.1

RULE NAME	Avoid assigning from multiple initial constructs to the same signal (Verilog only)			
MESSAGE-1	Signal "{ObjectName}" is assigned in {AlwaysCount} 'always' constructs. Avoid assignments to the same signal from multiple 'always' or 'initial' constructs.			
	DETAIL-1	{AssignmentsCount} assignment(s) to signal "{ObjectName}" in this description block		
MESSAGE-2	Signal "{Ot assignment	ojectName}" is assigned in {InitialCount} 'initial' constructs. Avoid s to the same signal from multiple 'always' or 'initial' constructs.		
	DETAIL-1	{AssignmentsCount} assignment(s) to signal "{ObjectName}" in this description block		
PROBLEM DESCRIPTION	<pre>description block It is unsafe to assign value to the same signal from multiple 'initial' constructs at the same time - there is no guarantee what value will be assigned (it depends on simulator being used). Consider following description: initial begin SIM = 1; #(CLK_PERIOD * 512) SIM = 2; end initial begin #(CLK_PERIOD * 10); #(LOAD_DELAY); for(i = 0; i < STIMULUS_COUNT; i = i + 1) #(A2B_DOMAIN) SIM = SIM * 2; end #(CLK_PERIOD * 77); end It is not clear in what order values are assigned to "SIM". Moreover, racing problem tends to occur (there could be multiple assignment simultaneously). Avoid assignments to the same signal either from multiple 'initial' or 'always' constructs.</pre>			
	LEVEL	RECOMMENDATION 1		
CHECKER BEHAVIOR	 Checker collects all signals being assigned in the current module: it is allowed to assign signal in the single 'initial' or 'always' construct (task statemed are taken into account) if signal is assigned from multiple 'initial' or 'always' constructs => violation (n message (1, 2) – on signal declaration, detail (1) – on each construct that assigns signal):			

EXAMPLE-1: [1] signal "Y" is assigned from the multiple 'always' and 'initial' constructs => violation (message-3)

reg ¥; ... always @(A or B or C) begin Y = A & B & C; # (PATH_DELAY); Y = A | B | C; endSignal "Y" is assigned in 2 'alw ays' constructs. Avoid assignments to the same signal from multiple 'alw ays' or 'initial' constructs. It is assignment(s) to signal "Y" in this description block

<u>always</u> begin

324 of 334
	<pre>#(CLK_PERIOD Y = A B;</pre>	* 10); *	, , ,
end			

STARC_VLOG 4.1.4.2

RULE NAME	Define one signal using one description block (Verilog only)				
MESSAGE	Description block assigns {SigCount} signals. Defining one signal inside one description block makes the pattern definition easier to comprehend.				
	DETAIL	Signal "{SignalName}" is assigned in this description block			
PROBLEM DESCRIPTION	Defining multiple signals inside one description block tends to unsafe (racing problem tends to occur) and hard to comprehend descriptions. It is recommended to define one signal per one description block.				
	LEVEL	RECOMMENDATION 1			
	Checker scan	s 'initial' and 'always' description blocks:			
CHECKER	 if more than one signal are assigned into one block => violation 				
BEHAVIOR	Note-1: different bits of the same vector are treated as the same signal				
	description blo	re is any task enabled => checker verifies this tasks assigns same signal as lock			

EXAMPLE-1: [1] two different signals assigned in one 'always' description block => violation

		•	0	, , , , , , , , , , , , , , , , , , ,	
<u>alwa</u>	ys@(AorBorC)	begin	ا ا د	Description block assigns 2 signals. Defining one signal inside one description block makes the pattern definition easier to comprehend.	
	$\frac{Y1}{Y2} = A B C;$ $\frac{Y2}{Y2} = A \&\& B \&\& C;$	*		Signal "Y1" is assigned in this description block	1
end				Signal "Y2" is assigned in this description block	1

EXAMPLE-2: [1] different bits of the same signal are assigned in one 'initial' description block => no violation

```
initial begin
        Y[0] = A || B || C;
        Y[1] = A && C;
end
```

EXAMPLE-3: [1] two different signals assigned in one 'initial' description block => violation; [2] note, that one of signals is assigned as output of the 'task' statement;

<pre>task sum(input a, input b, output res</pre>);
res = a + b; endtask	Description block assigns 2 signals. Defining one signal inside one description block makes the pattern definition easier to comprehend.
<u>initial</u> begin ▲ <u>¥1</u> = A + B - C;	Signal "Y1" is assigned in this description block
sum(A, B, <u>¥2</u>); ←	Signal "Y2" is assigned in this description block

4.1.8 Descriptions where results do not differ due to simulators (different from VHDL)

STARC_VLOG 4.1.8.1

RULE NAME	Shift the observation point of a signal from an assignment point				
MESSAGE	Edge-sensitive 'always' process contains assignment(s) that is not delayed from the referenced signal observation point. It is recommended to delay assignment(s) of observed signals from the moment of their observation.				
	DETAIL	Blocking assignment without intra-assignment delay is detected.			
	When signal is shared between the different blocks (simultaneously updated in first one a in another one), result becomes simulator-dependent, thus undefined.				
DESCRIPTION	LEVEL	RECOMMENDATION 1			
CHECKER	Checker detects edge-sensitive 'always' processes (each signal in the sensitivity list has an edge specifier) and scans them for blocking assignment without intra-assignment delay				
BEHAVIOR	 if RHS of such assignment contains signal => violation 				
	Note: other as	signments after first violation is detected are not scanned			

EXAMPLE-1: [1] edge-sensitive 'always' process is described;

[2] blocking assignment without intra-assignment delay is specified => violation;

Note: no violation for the second blocking assignment without intra-assignment delay

$\underline{\texttt{always}}$ @(<code>posedge</code> CLK or <code>posedge</code> RESET)	begin
Q1 <u>=</u> DATA; #10; Q2 = RESET;	Edge-sensitive 'always' process contains assignment(s) that is not delayed from the referenced signal observation point. It is recommended to delay assignment(s) of observed signals from the moment of their observation.
end	Blocking assignment without intra-assignment delay is detected.

EXAMPLE-2: [1] edge-sensitive 'always' process is described;

[2] non-blocking assignment without intra-assignment delay is specified => no violation

```
always @ ( posedge CLK ) begin
```

Q3 <= DATA;

end

STARC_VLOG 4.1.8.4

RULE NAME	Avoid using edges other than clock signals to the greatest exterpossible				
MESSAGE	Module "{ModuleName}" contains {DogCount} event control statement(s) using {IllegalSigCount} signal(s) other than clock(s): {ListOfClocks}. Avoid using edges other than clock signals to the greatest extent possible.				
	DETAIL	Signal "{SignalName}" is not a clock			
PROBLEM DESCRIPTION	Making testbench dependent on the same clock(s) as UUT reduces the risk of race conditions, especially if delays and clock phases are properly ordered. However, Verilog does not define process execution order and simultaneous events on clock and non-clock signals can cause unexpected results. Either some clock-dependent process inside a UUT will react first, or some non-clock-dependent process in a testbench. Thus, wrong value could be written to or read from UUT. It is better to synchronize whole model (testbench + UUT) by the same clock(s) to avoid such race conditions.				
	LEVEL	RECOMMENDATION 1			
	Checker collects list of clock signals (per module) by extracting clocks from:				
	 flip-flop inferences 				
	 ports/regs/nets with synthesis attribute "(* synthesis, clock *)" specified 				
CHECKER BEHAVIOR	 Note: since FF inferences are rare in testbench code, clock signal has to be specified so Checker provides support for (* synthesis, clock *) custom non-standard attribute to specified signal in testbench. Setting this attribute in Verilog description is up to designer. 				
	Checker then verifies all event control statements:				
	 any signal in these controls should be a clock signal 				
	– in ca clock	se of violation, main message is displayed for module and one detail per each non- signal			

EXAMPLE-1: [1] all event control expressions are synchronized by clock "SYNC" => no violation;

[2] note: clock "SYNC" is extracted from flip-flop inference;

[3] note: either 'SYNC' or 'negedge/posedge SYNC' are treated as correct clocks;

```
end
```

EXAMPLE-2: [1] all event control expressions are synchronized by clock "SYNC" => no violation; [2] note: clock "SYNC" is extracted from port declared with attribute;

```
(* synthesis, clock *) input SYNC;
```

```
always @( SYNC )
    RES <= #DELAY DATA;
end</pre>
```

initial begin
TMP = 0;

```
...
@( posedge SYNC )
    TMP = #DELAY TMP + 1;
...
@( negedge SYNC )
    TMP = #DELAY TMP + REG_SUM;
end
```

EXAMPLE-3: [1] module has two clocks: "CLK" and "SYNC" (extracted from the attributes);

[2] 3 event control statements using 2 non-clock signals => violation;

```
Module "tb" contains3 event control statement(s) using 2 signal(s)
module tb;
                                                  other than clock(s): CLK, SYNC. Avoid using edges other than clock
      (* synthesis, clock *) wire SYNC;
                                                   signals to the greatest extent possible.
      (* synthesis, clock *) wire CLK;
                                                     _ _ _ _ _ _ _ _
                                                   Signal "RESET" is not a clock
     always @( posedge CLK ) begin
           #DELAY;
           COUNT = #DELAY COUNT + 1;
           . . .
     end
     always @( negedge SYNC or posedge \ensuremath{\texttt{RESET}} or posedge \ensuremath{\texttt{CLK}} ) begin
                                                   _ _ _ _ _
                                                          _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
            . . .
     end
                                                   Signal "START" is not a clock
     initial begin
                                                     #DELAY;
                                                   Signal "START" is not a clock
           0( posedge START
                                );
           @( RESET or <u>START</u> or CLK );
     end
endmodule
```

EXAMPLE-4: [1] module has a clock: "CLK" (extracted from the attribute);

[2] enabled task contains 2 event control statements using 2 non-clock signals => violation;

```
Module "tb" contains2 event control statement(s) using 2 signal(s)
                                               other than clock(s): CLK. Avoid using edges other than clock signals
               *----
module tb;
                                               to the greatest extent possible.
     (* synthesis, clock *) wire CLK;
                                wire SYNC 1;
                                wire SYNC 2;
                                                Signal "SYNC_1" is not a clock
     task wait_for_edges;
     begin
          @( posedge SYNC
                               );
          @( negedge SYNC 2
                               );
                                                Signal "SYNC_2" is not a clock
     end
     endtask
     always @( posedge CLK ) begin
          wait for edges;
           . . .
     end
endmodule
```

4.2 Task description

4.2.3 Pay due attention to task I/O arguments (different from VHDL)

STARC_VLOG 4.2.3.2

RULE NAME	Do not define output arguments when generating test vectors using task			
MESSAGE	Task "{TaskName}" has both timing control(s) and assignment(s) to output(s). Such description has risk that necessary values will not be delivered to outputs, because task modifies outputs after the end of its execution only. It is not recommended to define output task arguments when generating test vectors using tasks.			
	DETAIL	The first of {AssignmentsCount} assignment(s) to output argument "{OutputName}".		
PROBLEM DESCRIPTION	Verilog langua task at start of property of out on task output task GenS input output begin @(pos A = DIN = @(pos A = DIN = end endtask Example abov are two timing marked with g Consecutively signals only or Hint: to genen assign globally reg [1:0] reg [7:0] task GenS input input begin @(pos A = DIN = @(pos	<pre>age defines following rules for 'task' statements: input values are transferred to the of its execution; output values are returned only after the task is complete. This tput values makes impossible to generate simulation-time-dependent test vectors s: equence; [1:0] ADDR; [7:0] DATA; [1:0] A. ; [7:0] DIN; medge CLK); ADDR; // DATA[7:4]; // eedge CLK); ADDR; // DATA[3:0]; // re describes the task that generates simulation-time-dependent test vectors (there g control statement). Changes that will never appear on the task outputs, are red "// -" comment, whereas changes that will appear on the task outputs, are red "// -" comment. , in order to avoid the problem described above, task should assigned global does not contains timing control statement. rate simulation-time-dependent test vectors with task, do not define outputs, but / defined signals instead: A; DIN; equence; [1:0] ADDR; [7:0] DATA; redge CLK); ADDR; // DATA[7:4]; // eedge CLK); ADDR; // DATA[7:4]; // BATA[3:0]; //</pre>		

	LEVEL	RECOMMENDATION 1				
	Checker scans 'task' statements that meet following criteria:					
	 at least one output is defined 					
CHECKED	 at least one timing control statement is specified. 					
BEHAVIOR	Each assigned task output is rule violation.					
	Note-1: intra-assignment delay is not timing control in this context.					
	Note-2: when output argument is vector, assignment to its bit / slice is the same that assignment to whole vector.					

EXAMPLE-1: [1] task "GenSequence" has two event control statements and two outputs are defined;

[2] output "A" is assigned once => violation;

[3] output "DIN" is assigned two times (part select is used) => violation

output [/:0] DIN; delv begin its ex @(posedge CLK); argu	ered to outputs, because task modifies outputs after the end of xecution only. It is not recommended to define output task iments w hen generating test vectors using tasks.
A = ADDR; DIN = DATA[7:4]; @(posedge CLK); DIN = DATA[3:0]; end	first of 1 assignment(s) to output argument "A". first of 2 assignment(s) to output argument "DIN".

EXAMPLE-2: [1] task "GenSequence_1" has two event control statements, delay and two outputs are defined; [2] output "A" is assigned 2 times => violation;

[3] output "DIN" is assigned once => violation

<pre>integer TMP; task GenSequence 1; output [1:0] A; output [7:0] DIN;</pre>	Task "GenSequence_1" has both timing control(s) and assignment(s) to output(s). Such description has risk that necessary values will not be delivered to outputs, because task modifies outputs after the end of its execution only. It is not recommended to define output task
<pre>begin</pre>	arguments when generating test vectors using tasks. The first of 2 assignment(s) to output argument "A".
<pre>@(posedge CLK); A = ADDR + 2; DIN = DATA[3:0]; </pre>	The first of 1 assignment(s) to output argument "DIN".

endtask

STARC_VLOG 4.2.3.4

RULE NAME	Do not define as input arguments when regularly observing the signals inside a task					
MESSAGE	Task "{TaskName}" has both timing control(s) and reference(s) to input argument(s). Such description has risk that necessary values will not be read from inputs, because inputs are passed to the task only when task is called. It is not recommended to define input task arguments when regularly observing them inside a task.					
	DETAIL	The first of {ReferencesCount} reference(s) to input argument "{InputName}".				
PROBLEM DESCRIPTION	Verilog langua task at start of property of inp task inputs: task GenS input input begin A = DIN = @(pos A = DIN = end endtask Example abov two timing cor value of input value o	<pre>gg defines following rules for 'task' statements: input values are transferred to the f its execution only; output values are returned after the task is complete. This put values makes impossible to perform simulation-time-dependent observation of equence; [1:0] ADDR; [7:0] DATA; ADDR; // DATA; // ret describes the task that observes simulation-time-dependent signals (there are throl statement). Green "// +" comment marks input references that got an actual signal, whereas red "// -" comment marks input references that got an obsolete signal. So, it is not always possible to observe the signal values using the task , in order to avoid the problem described above, task should referenced global does not contains timing control statement. ve simulation-time-dependent signals in a task, do not define inputs but observe d signals instead: 1 ADDR; 1 DATA; equence; ADDR; // DATA; // RECOMMENDATION 1 </pre>				
CHECKER BEHAVIOR	Checker scans 'task' statements that meet following criteria:					
	 at least one timing control statement is specified. 					
	Each referenced task input is a rule violation.					
Note-1: intra-assignment delay is not timing control in this context.						
	Note-2: when input argument is vector, reference to its bit / slice is the same that whole ve					

referenced.	

EXAMPLE-1: [1] task "GenSequence_1" has two event control statements and two inputs referenced; [2] input "ADDR" is referenced once => violation;

[3] input "DATA" is referenced two times => violation

<pre>task GenSequence 1; input [1:0] ADDR; input [7:0] DATA; begin @(posedge CLK); a = aDDR;</pre>	Task "GenSequence_1" has both timing (s) and reference(s) to input argument(s). Such description has risk that necessary values will not be read from inputs, because inputs are passed to the task only w hen task is called. It is not recommended to define input task arguments w hen regularly observing them inside a task.
A - <u>ADDR</u> ; DIN = <u>DATA</u> ; Q(posedge CLK); DIN = DATA; end	The first of 1 reference(s) to input argument "ADDR". The first of 2 reference(s) to input argument "DATA".

EXAMPLE-2: [1] task "GenSequence_2" has a delay statement and two inputs referenced;

[2] input "ADDR" is referenced two times => violation;

[3] input "DATA" is referenced once => violation

<pre>integer TMP; task GenSequence 2;</pre>	Task "GenSequence_2" has both timing (s) and reference(s) to input argument(s). Such description has risk that necessary values will not be read from inputs, because inputs are passed to the task only w hen task is called. It is not recommended to define input task arguments w hen regularly observing them inside a task.	
A = <u>ADDR;</u> DIN = <u>DATA[3:0];</u> TMP = 0; #DLY_TRAN; TMP = 1; A = ADDR;	The first of 2 reference(s) to input argument "ADDR". The first of 1 reference(s) to input argument "DATA".	
end		

endtask

NOTES



Aldec, Inc. Corporate Headquarters 2260 Corporate Circle Henderson, NV 89074

Tel:+1 702 990 4400Toll Free:+1 800 487 8743Fax:+1 702 990 4414

Riviera-PRO[™] is a trademark of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners.