# A High Precision Ramp Generator for Low Cost ADC Test

Wen-Ta Lee, Yi-Zhen Liao, Jia-Chang Hsu, Yuh-Shyan Hwang and Jiann-Jong Chen

Graduate Institute of Computer and Communication Engineering, National Taipei University of Technology Taipei, Taiwan, China

wtlee@ntut.edu.tw, s4419009@ntut.edu.tw, s2418506@ntut.edu.tw, yshwang@ntut.edu.tw, jjchen@ntut.edu.tw

# Abstract

In this paper, we have proposed a new high precision ramp waveform generator for low cost ADC test. With proposed test method combined with histogram analysis, an ADC can be easily tested on general digital testers. In our approach, we combine a traditional ramp generator with proper gain of operational amplifier (OPA) for ADC test. This new ramp generator structure can reduce the effect of output resistance (Ro) and then get the smaller integral nonlinearity (INL) error. Eventually, we have designed a ramp generator chip using TSMC CMOS 0.35µm 2P4M technology. The core area without I/O pad is  $144 \mu m \times 277 \mu m$ , operation voltage is 3.3 V. Experimental results show that the chip has a ramp signal of 2V full range with duration of 100µS and measured a maximum INL of 20µV only. The linearity of the ramp waveform equals to 16 bits resolution. Such linearity allows the test of ADC up to 14 bits.

### 1. Introduction

In the development of design circuit technology, it is possible to combine digital and analog circuits in a single chip and offers the possibility of design high-quality mixed-signal circuit. Because of the different functional blocks in system-on-chip, there are different test strategies for different functional tests. Such as Automatic Test Pattern Generation (ATPG) and scan test for digital logic circuit test, memory circuit tested by operation algorithm in memory tester, and parameters in specification tested for most analog and mixed-signal circuit. However it will make the test problem more complicated and take a lot of test time to complete all the tests of system-on-chip by traditional test methods. The chip cost can be divided into front-end cost: circuit design and fabrication included, and back-end cost: assembly and testing. With highly integrated Electronic Design Automation (EDA) and process improvement, design, fabrication and assembly cost may reduce obviously. But test cost of mixed-signal circuit still keeps the same and will become the major cost of the chip in the future years. Mass production test costs are dominated by the direct costs of test equipment, test time, and the indirect costs of test procedure development. Test quality requirement will make the mixed-signal test cost higher and higher.

In general, mixed-signal circuit is composed of large digital part and small analog part. But the analog test cost dominates over all test cost of mixed-signal circuit. Although DSP-based mixed-signal tester can provide higher test quality for mixed-signal circuit, but total test cost may reach high extremely. Many of these mixed-signal circuits include Analog-to-Digital Converter (ADC) allow the connection between digital and analog domain. In the past few years, many papers had been concerned with the definition of BIST techniques [1-8] and scan test for ADC test. The most significant constraints for a BIST architecture is the cost of the chip can not be reduced which includes design cost and chip area. And BIST architectures proposed before only can solve the partial test problems.

In this paper, we will propose an improved architecture from existing testing structure to reduce the ADC test cost and keep the same test quality. We have designed high precision ramp waveform generator controlled by digital signal. Then ADC test can be executed on low cost digital tester with our chip for test stimulation. This generator will form part of a ADC test structure to implement the histogram-based test technique. This technique is based on a statistical analysis of the ADC output code. Then, this histogram test is compared with an ideal histogram results obtained in the case of the both ideal ADC and ideal analog input. Note that for a linear input signal this ideal histogram results is perfectly flat due to signal propriety. Finally, the main ADC parameters are extracted from the comparison with ideal and tested histogram results.

This paper is organized as follow: Section II introduce the proposed low cost ADC test structure and the basic ramp generation performance discussion. In section III shows experimental results which include simulate results and physical chip design. Finally, our conclusion is given in section IV.

# 2. Low cost ADC test strategy and basic ramp generator

#### 2.1 Low cost ADC test strategy

Effective methods for testing the digital circuitry are established, but testing the analog circuitry is still a problem. There are two types parameters needed to be considering for ADC: static accuracy and dynamic performance. Different parameters should be noticed for different application. For example, the key parameters of temperature sensor or voltage sensor are static signal accuracy, such as offset error, gain error and non-linearity error. The key parameters of other applications are dynamic signal performance, likes voice process or tone detection application. The designer may pay attention to THD, SNR and ENOB. In Fig.1 the frequency response of ADC test can show all dynamic parameters by Fast Fourier Transform (FFT) [9]. The FFT needs not only low distortion and high precision sinusoid waveform for test stimulates, but also post data process of measurement. With these requirements, mixed-signal tester within DSP for ADC mass production test is needed. The mixed-signal tester can deal with digital signal and analog signal at the same time. It provided high precision input stimulate by built-in AWG, and than data processing for digital output by DSP. It also can provide digital pattern input, and than sampling the analog output for data analysis. But FFT needed larger samples data for statistical analysis. This will make test time longer and higher test cost of ADC.



Fig. 1 Frequency domain ADC test - FFT

In Fig.2 the time domain analysis is optional, especially for static parameters of ADC test [10]. Highly precision ramp waveform as stimulate for ADC test is requirement. Many papers [2-3] are devoted ADC BIST using ramp generator as on-chip test modules. Even most of these BIST technologies may conquer process variation by calibrated feedback circuit added, but chip area overhead is still a problem. For histogram-based BIST context, analog stimulus should respect two constraints as following: the silicon area of the generator should be minimal and the quality of the analog test stimulus should exceed that of the circuit under test, in order to not degrade the accuracy of the ADC test technique.



Fig. 2 Time domain ADC test - Ramp waveform

### 2.2 Basic ramp waveform generator

The characterization of ramp waveform for ADC test stimulate at least reached the following requirements: the slop of ramp waveform not influenced by process variation, the slop of ramp must be slow enough to allow the static characterization of the entire ADC dynamic range and high precision linearity in ramp period.

A slow-slope voltage ramp can be obtained by charging a large capacitor with a small DC current, which a constant current source – capacitor structure. The slope of the ramp is defined by the ratio  $I_C/C$ . Therefore, a very small and well controlled charging current is necessary. The small current can be achieved by a low compliance voltage cascade current source.

We have a linear voltage ramp from  $V_{out}$  node as the following:

$$V_{out}(t) = \frac{I_C}{C} \cdot t \tag{1}$$

 $I_C$ : Constant charging current *C*: Changing capacitor



In this paper, we want to generate a symmetrical ramp of 2V amplitude with a duration of  $100\mu$ S using a positive initialization voltage of 0.65V. This structure can be implemented with a capacitor of 12pF and corresponds to a charging current of 240nA around. Iterating the ramp generation therefore should permit to generate a saw-tooth signal with a frequency around 10KHz. This corresponds to the desired input signal frequency can be applied to the ADC for performing the histogram test.

## 2.3 Linearity improved ramp generator design

In Fig. 4, a reduction on the effect of Ro can be achieved by keeping the capacitor node constant, which is done by using an operational amplifier (op-amp) in feedback of the charging capacitor [3].



Fig. 4 Ro reduction schematic

The slope of the curve is given by the derivative of  $V_{out}$  with respect to time and is

$$m(t) = \frac{d V_{out}}{d t} = \frac{-e^{-V_{R_oC}(A+1)}}{R_oC \cdot (A+1)} \left[ A \cdot V_{node} - V_{init} \right]$$
(2)

The parameter of A is op-amp's DC gain. When A becomes large, using L' Hopital's rule can obtain:

$$m(t)\Big|_{A\to\infty} = \frac{-V_{DD} - IR_O}{R_O C}$$
(3)

Which is a constant for a given current I. This proves that the slope is constant at all times and the curve is linear. Also, when A becomes large, the end point of the curve becomes independent of A.

Because charge capacitor on the negative feedback loop of op-amp, we should re-design the current sink for positive slope of ramp waveform we wanted. We considered the ramp generator with op-amp described in Fig. 5. Transistor M4 is the controllable current source, transistors M5 through M8 form a cascade current mirror, transistors M0 through M3 correspond to biasing circuit, transistor M9 and M10 operate as a analog switch to stop the charging current of the capacitor C when "Stop" is at logic 0. Transistor M11 through M14 is used to initialize the capacitor charge to a given predetermined voltage level  $V_{init}$ . In Fig. 6 shows two-stage cascade architecture of op-amp which DC gain is 112dB. Finally we get the maximum INL error 20 $\mu$ V only during the period. This precision is sufficient to test the 14bits ADC with 2V input range.



Fig. 5 Linearity improved Ramp Generator schematic



Fig. 6 Structure of two stage cascade op-amp

# 3. Experimental results

# 3.1 Simulation results

The linearity improved ramp waveform generator with cascade op-amp had been designed in CMOS  $0.35\mu$ m 2P4M technology provided by TSMC. The complete structure has been simulated to validate the calibration process in Fig. 7.

Finally, we can find the maximum INL error in the charging period is  $20\mu V$  only, which translates in a linearity of 16 bits for the ramp voltage by H-SPICE simulation. This error corresponds to a slope distortion lower than 0.001% in the 2V full range. There is no large deviation in maximum INL error results between ideal op-amp model and cascade op-amp implementation. According to the requirement of at least 2bits better resolution for the test stimulus than for the converter-under-test, this result is therefore suitable to test a 14 bits ADC. The corresponding INL is given in Fig. 8.



## 3.2 Physical chip design

For the layout design, the charge capacitor was implemented by poly-insulator-Poly (PiP) that factory provided. Using unit capacitor (0.5pF) to form the capacitor array to reach 12pF that charging capacitor in the circuit. The core chip area without I/O pad is 144 $\mu$ m×277 $\mu$ m. The 12pF capacitor area in the layout reached 144 $\mu$ m×144 $\mu$ m. Fig. 9 shows the whole chip layout and Table1 remarked the chip specifications. Then the layout floorplan is shown in Fig.10 which explain element place. Moreover, Table 2 shows the comparison results between our ramp generator chip and others. In the same linearity resolution (16Bits), we can see that the proposed chip gets better INL error (20 $\mu$ V) under smaller input full range (2V).



Fig. 9 The Ramp Generator Chip layout Table 1 Chip Specifications

Technology	TSMC 0.35µm CMOS 2P4M		
Power Supply	0~3.3V		
Ramp period	100µS		
Full range of ramp	$0.65V\sim 2.65V$		
Ramp linearity resolution	16 Bits		
Chip Area	795µm×795µm		



Fig. 10 The layout floorplan

Spec. Papers	Ref. [1]	Ref. [2]	Proposed
Process Technology	0.6µm	0.35µm	0.35µm
Power Supply	+/-2.5V	+/-1.65V	0~3.3V
Ramp period	100µS	100µS	100µS
Full range of ramp	-1.5V~ +1.5V	-1V~+1 V	0.65V ~ +2.65V
Ramp linearity resolution	15 Bits	15 Bits	16 Bits
Max. INL	91µV	60µV	20µV
Core Area	$0.047 \text{mm}^2$	N/A	$0.039 \text{mm}^2$

Table 2 Chip Specifications Comparison

# 4. Conclusion

A simple and high precision ramp generator chip design for low cost ADC test is proposed. Combined with histogram-based output analysis, we can execute the ADC test on general digital tester only. Using suitable gain of op-amp to reduce the effect of current source output resistance, we obtained maximum INL error around  $20\mu V$  which translates in a linearity of 16 bits for the ramp signal. Such high performance linear ramp waveform is used to stimulate DUT of 14 bits ADC. In addition, the implementation of the circuit requiring only about thirty transistors and one capacitor, exhibits an extremely small chip area.

# Acknowledgment

The authors would like to thank the National Science Council and Chip Implementation Center of Taiwan, China, for financial and technical supporting. The work was sponsored by NSC-96-2221-E-027-119.

## References

- F. Azais, S. Bernard, Y. Bertrand, X. Michel, M. Renovell, "A low-cost adaptive ramp generator for analog BIST application," in *Proc. of 19th IEEE VLSI Test Symposium*, pp. 266-271, 29 April-3 May 2001.
- [2] F. Azais, S. Bernard, Y. Bertrand, X. Michel, M. Renovell, "On-chip generation of ramp and triangle-wave stimuli for ADC BIST," *Journal of Electronic Testing: Theory and Applications (JETTA)*, Vol 19, No.4, pp. 469-479, August, 2003.
- [3] Benoit Provost, Edgar Sanchez-Sinencio, "On-chip ramp generator for mixed signal BIST and ADC self test," *IEEE Journal of Solid-State Circuits*, Vol. 38, No. 2, February 2003.
- [4] W.C. Wen, K. J. Lee, "An on chip ADC test structure" in Proc. of Design Automation and Test, pp.221-225, 2000.
- [5] J. L. Huertas, "Mixed signal test: testing A/D converter," The meeting on CMOS data converter for communication of Instituto de Microelectronica de Sevilla, May 2002.
- [6] L. Hongzhi, "A BIST (Build In Self Test) strategy for mixed-signal integrated circuits," Universitat Erlangen-Numberg, Technische Fakultat, 2004.
- [7] F. Azais, S. Bernard, Y. Bertrand, X. Michel, M. Renovell, "A low-cost adaptive ramp generator for analog BIST application," in Proc. of 19th IEEE VLSI Test Symposium, pp. 266-271, 29 April - 3 May 2001.
- [8] Khatri, R., Puradkar, V.P., "An ADC BIST with on-chip ramp generator," International Journal of Electronics, Vol 94, No.12, pp. 1121-1135, December, 2007.
- [9] J. A. Mielke, "Frequency domain testing of ADCs," in Proc. of IEEE Design and Test of Computer, pp.111-117, Spring 1996.
- [10] Karim Arabi, Bozena Kaminska, Mohamad Sawan, "On chip testing data converters using static parameters," *IEEE Transactions on VLSI systems*, Vol. 6, No.3, September 1998.