

# A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage

Ferdinando Bedeschi, Rich Fackenthal, Claudio Resta, Enzo Michele Donzè, Meenatchi Jagasivamani, Egidio Cassiodoro Buda, Fabio Pellizzer, David W. Chow, Alessandro Cabrini, Giacomo Matteo Angelo Calvi, Roberto Faravelli, Andrea Fantini, Guido Torelli, *Senior Member, IEEE*, Duane Mills, Roberto Gastaldi, *Member, IEEE*, and Giulio Casagrande

**Abstract**—In this paper, a 90-nm 128-Mcell non-volatile memory based on phase-change  $\text{Ge}_2\text{-Sb}_2\text{-Te}_5$  alloy is presented. Memory cells are bipolar selected, and are based on a  $\mu$ trench architecture. Experimental investigation on multi-level cell (MLC) storage is addressed exploiting the chip MLC capability. To this end, a programming algorithm suitable for 2 bit/cell storage achieving tightly placed inner states (in terms of cell current or resistance) is proposed. Measurements showed the possibility of placing the required distinct cell current distributions, thus demonstrating the feasibility of the MLC phase-change memory (PCM) storage concept. Endurance tests were also carried out. Cumulative distributions after 2-bit/cell programming before cycling and after 100 k program cycles followed by 1 h/150 °C bake are presented. Experimental results on MLC endurance are also provided from a 180-nm 8-Mb PCM demonstrator with the same  $\mu$ trench cell structure.

## I. INTRODUCTION

**P**HASE-CHANGE MEMORY (PCM) technology, which is based on a chalcogenide alloy (typically,  $\text{Ge}_2\text{-Sb}_2\text{-Te}_5$ , GST) similar to those commonly used in optical storage means (compact discs and digital versatile discs), is becoming widely recognized as the most likely candidate to unify the many semiconductor memory technologies that exist today [1], [2]. Non-volatility attributes of conventional Flash memories, together with RAM-like bit-alterability, fast read and write capability, and very high endurance, uniquely position PCM technology to enable creative changes in the memory subsystems of cellular phones, personal computers, and countless embedded and consumer electronics applications. Additional key advantages are good compatibility with standard CMOS fabrication processes and the potential to be scaled beyond forecasted Flash technology limits.

The data storage capability of PCMs is based on the property of the GST material to reversibly change between an amorphous and a (poly)crystalline phase when stimulated with adequate

thermal pulses, which are induced by applying electrical pulses to the selected cell(s). Indeed, the two phases feature a high and a low electrical resistivity, respectively, which allows the stored phase to be read by means of electronic circuits. PCM devices are typically programmed in single bit/cell mode [10]–[16]: the active portion of the cell GST material is programmed either to a high- or to a low-resistance state, namely,  $R_R$  for the amorphous, or RESET, state (logic 0) and  $R_S$  for the crystalline, or SET, state (logic 1), with a resistance ratio  $R_R/R_S$  usually on the order of  $10^2$ . The stored data is read out by sensing the current flowing through the addressed cell(s) under predetermined bias voltage conditions (this current will be referred to as read cell current,  $I_{\text{cell}}$ , in the following). The difference in the values of  $R_R$  and  $R_S$  typically allows adequate margin for safe program and read operations in single-bit/cell storage.

As in the case of Flash memories, the multi-level cell (MLC) storage approach, where the selected memory cell can be programmed to any of  $n$  different levels (with  $n > 2$ ), is very attractive also for PCMs [17], [18]. Indeed, with this approach, each single cell of the memory array can store  $b = \log_2 n$  bits of digital information, thereby increasing storage density and reducing the cost-per-bit for any given fabrication technology generation. A key challenge of MLC technology is fitting more cell states, along with their distribution spreads due to process, design, and environmental variations, within a limited window. MLC PCM storage therefore requires the cell resistance to be programmed with higher accuracy as compared to bi-level storage. To program the memory cell to any of the intermediate states, the active portion of the GST material must be partially crystallized or, alternatively, partially amorphized. The crystal fraction of the active GST material must be precisely controlled so as to achieve the required cell resistance value with adequate accuracy [17].

In the literature, the feasibility concept of MLC storage in phase-change memories has been explored in a previous work [18]. In this paper, a 128-Mcells (256-Mb MLC) chip processed on a 90-nm micro-trench ( $\mu$ Trench) PCM technology [19] is presented. The MLC capabilities described in this work, combined with the promise of long-term fabrication process scalability, will reduce PCM chip costs. A novel program algorithm achieving tightly placed inner states and experimental results illustrating distinct current distributions are presented to demonstrate MLC capability. MLC endurance and data retention results are also provided.

Manuscript received April 28, 2008; revised July 16, 2008. Current version published December 24, 2008. This work has been partially supported by the European Union within the CAMELS Project (IST-3-017406) inside the Framework Program 6.

F. Bedeschi, E. M. Donzè, E. C. Buda, F. Pellizzer, R. Gastaldi and G. Casagrande are with Numonyx, Agrate Brianza 20041, Italy.

R. Fackenthal, M. Jagasivamani, D. W. Chow and D. Mills are with Numonyx, Folsom, CA 95630 USA.

C. Resta is with Studio di Microelettronica & STMICROELECTRONICS, Pavia, Italy.

A. Cabrini, G. M. A. Calvi, R. Faravelli, A. Fantini and G. Torelli are with the Department of Electronics, University of Pavia, Pavia, Italy.

Digital Object Identifier 10.1109/JSSC.2008.2006439




Fig. 1. (a) Basic storage element schematic; (b) SEM picture (along the bit-line direction) of a detail of the cell showing the crystalline ( $\chi$ ) and the amorphous ( $\alpha$ ) GST and the heater; (c) detail of the array along the word-line direction after GST etch ( $p^+$ : BJT emitter;  $n$ : BJT base region;  $n^+$ : base contact; the collector region of the BJT select device, which corresponds to the common substrate, is not included in the figure).

The rest of the paper has been organized as follows. In next Section, the architecture of the memory cell is presented and discussed along with the used 90-nm fabrication technology, while in Section III an overview of the chip architecture is provided. The implemented MLC programming algorithm is described in Section IV and experimental results are given in Section V. Concluding remarks are drawn in Section VI.

## II. MEMORY CELL ARCHITECTURE

The basic schematic of the PCM cell in our chip is shown in Fig. 1(a). The memory cell is a 1T/1R structure, where the select transistor is a vertical  $npn$  bipolar junction transistor (BJT) and the storage element is composed by the heater and the chalcogenide layer (the compound  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ ), which is placed on top of the former. The base of the  $npn$ -BJT selector is connected to the array word-line, while its emitter is connected to the bottom electrode of the storage element (i.e., to the bottom terminal of the heater) through a tungsten pre-contact. The BJT collector is formed by the common ground (chip substrate). The top electrode of the storage element (i.e., the top surface of the GST layer) is connected to the array bit-line, which runs orthogonally to the word-lines. As shown in the Scanning Electron Microscope (SEM) picture of Fig. 1(b), in the storage element developed for our 90-nm platform, the active storage region is given by the intersection of a vertical thin-film semi-metallic layer (the above mentioned heater) and the thin layer of the chalcogenide material, which is capped with a TiN barrier and is deposited inside a sub-lithographic trench (the so called  $\mu$ Trench). Moreover, in order to reduce lithographic constraints and simplify the  $\mu$ Trench cell fabrication, a self-aligned (SA) approach has been adopted [9]. Fig. 1(c) shows the SEM picture of the SA  $\mu$ Trench array along the word-line direction, after the GST etching step. This cross-section clearly highlights the self-alignment between the GST strip and the underlying heater structure.

The architecture of the storage element has been developed having small cell size, low fabrication process cost, and high performance (in particular, matching the fast random access

time of NOR Flash applications) as key targets [1], [5], [7]. A further key goal when designing the memory cell architecture was minimizing the RESET current (i.e., the current required to completely amorphize the active GST material) or, equivalently, maximizing heater efficiency, which leads to better performance during GST programming. In fact, one of the most important aspects that make the  $\mu$ Trench approach superior with respect to other PCM cell architectures, is its capability to achieve a very low programming current while still allowing us to adequately control the sub-lithographic features and tailor the geometrical parameters of the cell so as to optimize its electrical characteristics. This item is of utmost importance for PCM technology, since it directly impacts on the overall performance in terms of write throughput (indeed, the programming parallelism is limited by the maximum allowed current consumption) and the cost-competitiveness in terms of cell area required to build a selector with adequate current driving capability.

Fig. 2(a) shows a typical current-voltage (I-V) curve of a SA  $\mu$ Trench PCM storage element in its RESET (black squares) and SET (red squares) state, while its programming characteristic (i.e., the storage element resistance obtained as a function of the programming current) is shown in Fig. 2(b). The small contact area of the  $\mu$ Trench-to-heater interface combined with several geometrical optimizations was very effective in reducing the RESET programming current down to  $300 \mu\text{A}$  with a voltage drop of 1.6 V across the storage element.

Fig. 2(c) shows that the BJT selector is able to deliver the  $300\text{-}\mu\text{A}$  RESET current at  $\sim 1.5$  V, which allows the cell to be programmed to the RESET state with a moderate bit-line voltage. It should be pointed out that this current driving capability of the BJT device is obtained together with a very low base-emitter (BE) leakage current under reverse bias conditions (less than 10 pA at  $V_{\text{BE}} = 3$  V at a temperature of  $85^\circ\text{C}$ ), as it is necessary to build a very high-density array.

Table I summarizes the main parameters of the used fabrication technology. The cell area is  $220 \text{ nm} \times 440 \text{ nm} = 0.0968 \mu\text{m}^2$ . Emitter and base contact resistance was optimized by keeping both active areas salicided with  $\text{CoSi}_2$ . The basic




Fig. 2. (a) I-V characteristic of the storage element in the SET and the RESET state; (b) programming characteristic of the storage element; (c) I-V characteristic of the *pnp* bipolar selector under forward (left) and reverse (right) bias conditions.

TABLE I  
SUMMARY OF MAIN TECHNOLOGY PARAMETERS

Process Technology	90 nm, CMOS
Interconnects	Triple Cu
Phase Change Material	$\text{Ge}_2\text{Sb}_2\text{Te}_5$
Cell Size	$X = 440 \text{ nm}$ , $Y = 220 \text{ nm}$ , $0.0968 \mu\text{m}^2$
Gate type	8.5 nm dual flavor $\text{CoSi}_2$

CMOS process architecture relies on dual-flavor  $\text{CoSi}_2$  transistors and 8.5-nm gate oxide thickness to sustain the voltage required for cell programming. Three Cu metallization layers were integrated.

### III. ARRAY ARCHITECTURE AND READ/WRITE PATHS

A die microphotograph of the presented chip is shown in Fig. 3. The basic structure of the array is the so-called tile, which includes 1 M cells. Each tile is made of 1024 word-lines and 1088 (1024 + 64) bit-lines. The bit-lines in each tile are divided in 8 groups of data bit-lines (128 bit-lines per group) plus an additional group of 64 bit-lines for parity (error detection and correction). These bit-line groups will be referred to as I/O groups in the following. Tiles are grouped into planes, each including 8 tiles, 4 placed on the left side of the data-path section (located in the middle of the die) and 4 on the right. Two planes define

a partition, that represents the subset of simultaneously active tiles during both read and write operations (each partition then includes 16 tiles). The two planes of a partition are physically separated in such a way that sensing and writing circuits can be shared between two adjacent planes of different partitions, one of which only can be active at any read or program operation. This solution provides a further advantage, since it contributes to decrease the worst-case voltage drop in power lines (indeed, the two planes placed at the maximum distance with respect to the bit-line read/write power voltages generators are never active simultaneously) and, hence, leads to less severe constraints for the required programming voltages.

During reading, all I/O groups in the selected partition are activated, together with 8 parity I/O groups, which are chosen among the 16 available ones depending on the selected bit-lines (and, hence, on the bit-line address). One bit-line in each of the above I/O groups is enabled, for a total of  $128 + 8$  activated




Fig. 3. Die microphotograph showing the array organization (plane, partition, tile), the tile organization, and the floor plan that gives the position of the data path, the write circuits, the charge pumps, the reference generators, and the control logic.




Fig. 4. Simplified scheme of the memory array showing the voltages across four adjacent cells during read and write operations (arrows specify current direction).  $V_{cell}$  is the voltage across the storage element of the selected cell;  $V_{rev}$  indicates the presence of a reverse bias voltage.

bit-lines. The chosen organization of parity bits allows for symmetrical tile layout.

The use of a *pn*p BJT device as a cell selector calls for a complementary word-line selection scheme as compared to the conventional case of NOR-type Flash memories (Fig. 4). Thus, the selected word-line is grounded, while unselected word-lines are connected to a high voltage, so as to keep the corresponding selectors in the off state. Selected bit-line voltage  $V_H$  is different in read and write operations (1.3 V and  $\sim 3.8$  V, respectively) and, hence, the corresponding voltage applied to unselected word-

lines is also different in the two cases (1.3 V and 3.8 V, respectively). Unselected bit-lines are managed by a clamping system as shown in Fig. 5. During reading, or programming, a multiplexing circuit connects each unselected bit-line to a virtual-ground line ( $V_{HLV} = 0.3$  V) by means of an NMOS transistor. The bit-line voltage (node  $V_{HLV}$ ) is then controlled by using an on-off regulation.

Addressed bit-lines are selected through PMOS transistors, whose gates are biased at a small negative voltage,  $V_{neg}$ , to increase their driving capability. During reading, selected bit-lines are biased with a static cascode scheme, which ensures high rejection of disturbs from the column decoder supply and protection against spurious operations in read mode, together with fast bit-line pre-charge [20]. The choice of the bias voltage for the addressed bit-lines is a critical issue: indeed, on the one hand, the voltage applied to the bit-line must be high enough to allow adequate read current signal while, on the other, cell biasing must be kept within a safe operating area (SOA) so as to prevent undesired cell disturbs and stresses. The definition of the SOA is illustrated in Fig. 6, where the allowed upper bounds of the biasing current ( $I_{safe}$ ) and voltage ( $V_{safe}$ ) are also shown: cell operation is safe provided that, under any programmed condition (i.e., for any value of cell resistance), at least one of the two parameters  $I_{cell}$  and  $V_{cell}$  ( $V_{cell}$  being the voltage across the storage element) is below the specified bound. In order to ensure a disturb-safe cell biasing while still maximizing the read signal, we used the scheme in Fig. 7. The branch at the left side mimics the BJT selector and the bit-line path of the array cell (the PMOS transistor in this branch is a dummy element that compensates for the on-resistance of the array bit-lines selectors). Current  $I_{safe}$  is obtained by applying voltage  $V_{BG}$ , generated by a bandgap reference, across a resistor  $R_{ref}$ : thus,




Fig. 5. Diagram showing the organization of the chip including the multiplexer.




Fig. 6. Definition of the Safe Operating Area (SOA, non-dashed region). The cell safe operating curve as a function of the cell resistance (in  $\Omega$ ) is also shown.

$I_{safe} = V_{BG}/R_{ref}$ . Resistor  $R_1$  is then used to achieve the required safe voltage  $V_{safe} = I_{safe} \cdot R_1 = V_{BG}R_1/R_{ref}$ , so that the voltage applied to the gate of the cascode device  $M_1$  is

$$V_{gcasc} = V_{EB}(I_{safe}) + V_{safe} + V_{SD,P1} + V_{TH,M1}(I_{safe}) + V_{ov,M1}(I_{safe}) \quad (1)$$

where  $V_{EB}(I_{safe})$  is the emitter-to-base voltage across  $Q_1$  at  $I = I_{safe}$ ,  $V_{TH,M1}$  and  $V_{ov,M1}$  are the threshold voltage and the overdrive voltage (at  $I = I_{safe}$ ) of device  $M_1$ , and  $V_{SD,P1}$




Fig. 7. Read circuit scheme used to bias the cell within the required SOA.

is the source-to-drain voltage across the dummy PMOS device  $P_1$ . The voltage across the selected array cell then becomes

$$V_{cell} = V_{EB}(I_{safe}) + V_{safe} + V_{SD,P1} + V_{TH,M1}(I_{safe}) + V_{ov,M1}(I_{safe}) - V_{TH,M2}(I_{cell}) - V_{ov,M2}(I_{cell}) - V_{SD,BLS} - V_{EB}(I_{cell}) \quad (2)$$

where  $V_{TH,M2}$  and  $V_{ov,M2}$  are the threshold voltage and the overdrive voltage (at  $I = I_{cell}$ ) of device  $M_2$ ,  $V_{SD,BLS}$  is the voltage across the bit-line selectors, and  $V_{EB}(I_{cell})$  is the emitter-to-base voltage of the word-line selector at  $I = I_{cell}$ . Assuming the corresponding elements in the two branches to




Fig. 8. Program current generation and mirrors.




Fig. 9. Proposed SCU MLC programming algorithm.

be matched and the differences  $V_{TH,M2}(I_{cell}) - V_{TH,M1}(I_{safe})$  and  $V_{SD,BLS} - V_{SD,P1}$  to be negligible, (2) reduces to

$$V_{cell} = V_{EB}(I_{safe}) + V_{safe} + V_{ov,M1}(I_{safe}) - V_{ov,M2}(I_{cell}) - V_{EB}(I_{cell}). \quad (3)$$

The operating point of the array cell in the circuit of Fig. 7 as a function of its programmed resistance is shown in Fig. 6. If the array cell draws a higher current than  $I_{safe}$ , the voltage across the cell drops below  $V_{safe}$ , as  $V_{EB}(I_{cell}) > V_{EB}(I_{safe})$  and  $V_{ov,M2}(I_{cell}) > V_{ov,M1}(I_{safe})$  and, conversely, if the voltage across the cell is higher than  $V_{safe}$ , we have  $V_{EB}(I_{cell}) + V_{ov,M2}(I_{cell}) < V_{EB}(I_{safe}) + V_{ov,M1}(I_{safe})$  and, hence, the cell current drops below  $I_{safe}$  (substantially, the bipolar selector clamps the cell current below  $I_{safe}$ ). The cell operating point is therefore kept inside the SOA under any programmed condition of the cell.

The drain of transistor  $M_2$  (node  $A$ ) is connected to the drain of a column load PMOS device ( $M_3$ ), whose gate is biased with

a reference voltage ( $V_{pref}$ ). The voltage at node  $A$  is then fed to the sense amplifier input (not shown in Fig. 7).

As will be shown in the next section, different current waveforms are required to write the cell content by using our MLC programming algorithm. Programming is achieved by forcing an appropriate current  $I_{PROG}$  into the cell. A suitable current is generated with a current digital-to-analog converter (DAC) in the chip periphery and is then mirrored throughout the core (Fig. 8) to obtain the required  $I_{PROG}$ . In order to minimize the voltage drop across the word-line, only one cell is programmed at a time in a tile, 16 tiles being programmed simultaneously in the selected partition. The operation of the DAC is driven by an embedded microcontroller that makes it possible to accurately control the time evolution of the programming current  $I_{PROG}$ .

#### IV. MLC PROGRAMMING ALGORITHM

Operation of the chip as a 2-bit/cell device requires 4 current distributions to be placed between the full SET (maximum read




Fig. 10. Cumulative distributions of 128 M cells following the proposed MLC programming algorithm at 90 nm.




Fig. 11. Cumulative distributions of the same 128 M cells after MLC programming on the 90-nm chip before cycling (solid lines) and after 100 k program cycles followed by 1 h/150 °C bake (dashed lines).

cell current,  $I_S$ ) and the full RESET state (minimum read cell current,  $I_R$ ). The best position of the intermediate programmed levels in this window has to be chosen so as to ensure the highest read margin between adjacent distributions. Since, in our chip, reading is carried out by applying a predetermined bias voltage across the cell and sensing the ensuing cell current  $I_{cell}$ , the natural choice is to place the intermediate levels in such a way that the read currents associated to the  $n$  different programmed levels are evenly spaced in the range from  $I_R$  to  $I_S$ .

According to Johnson–Mehl–Avrami theory [21], [22], the crystal fraction of an active GST region that is initially in a given state changes as a function of temperature and time. Since the temperature inside the GST depends on the current flowing through the cell, it is theoretically possible to control the crystal fraction of the active GST (and, therefore, the cell resistance) with adequate accuracy by suitably adjusting the amplitude of current pulses fed to the memory cell (and, hence, the amount of energy delivered to the GST material).

TABLE II  
SUMMARY OF KEY CHIP PARAMETERS

Core Voltage	2.7 - 3.6 V
IO Voltage	1.6 - 3.6 V continuous
Organization	16 Mb X 16 (MLC)
Capacity	256 Mb (MLC)
Read Performance	120 ns (MLC)
Write Performance	3.5 MB/s (MLC)
Die Size	36 mm <sup>2</sup>

Our MLC programming algorithm is based on a program-and-verify (P&V) technique to ensure adequate control of the cell programmed resistance. Each program pulse is current-controlled, thus speeding up the Joule effect directly to the point where its efficiency is a maximum. According to our MLC placement strategy (Fig. 9), the cell is first programmed to its low-resistance ( $R_S$ ) state by means of a proper SET pulse ( $I_{SET,in}$ ). In particular, to avoid any spread due to the previous programmed state, a long SET SWEEP initializes the cell to its minimum-resistance SET state [23]. This is followed by a single RESET pulse with a fast quench ( $I_{RESET,in}$ ), whose purpose is to initialize the cell to a RESET state. Experimentally, it was found that this preparatory sequence leads to accurate results after the subsequent Stair-Case Up (SCU) algorithm, which applies a sequence of box-shaped program pulses  $I_{PGM,i}$  (each followed by a verify step). All program pulses  $I_{PGM,i}$  have the same time width, while the value of the programming current is increased for any pulse with respect to the preceding one. The implementation of the SCU programming algorithm is easily achieved by suitably driving the current DAC in Fig. 8.

The number of program steps and, hence, the time needed to achieve the target cell resistance, depend on the initial value of the programming current, as well as on the amplitude step size,  $\Delta I_{PGM}$ , of the SCU programming current waveform, and increases for decreasing values of  $\Delta I_{PGM}$ . Notice that  $\Delta I_{PGM}$  impacts on programming accuracy and, hence, its value must be chosen as the best trade-off between programming accuracy and overall program time.

## V. EXPERIMENTAL RESULTS

The complete MLC programming algorithm was implemented through an 8-bit, 32-register embedded microcontroller and was then characterized experimentally. The measured duration of a complete program operation is approximately 35  $\mu$ s/1 Kb (for a write throughput of about 3.5 MB/s), with a current consumption from the charge pumps of about 10 mA.

128 M cells were first set to their minimum SET state (conventional “11” level) and then programmed to “01”, “10”, or “00” according to the values in the data buffer. The obtained distributions are shown in Fig. 10. It is apparent that the four distributions are evenly spaced in the allowed window, and that adequate spacing is achieved between adjacent programmed states. The experimental analysis showed a random read access time




Fig. 12. Cumulative distributions of 8 M cells following the MLC programming algorithm at 180-nm, before cycling (solid) and after cycling followed by 48 h/125 °C bake (dashed).

of about 120 ns with serial reading in test-mode. Faster access time is achievable with a parallel sensing approach. Preliminary endurance tests were also carried out. Cumulative distributions after MLC programming on the presented chip before cycling (solid line) and after 100 k cycles according the write algorithm in Fig. 9, followed by 1 h/150 °C bake (dashed line) are shown in Fig. 11. Preliminary reliability assessments based on Arrhenius law indicate that a data retention target of 10 years at 85 °C is achievable [24].

Endurance tests (100 k cycles) of an 8-Mb 180-nm PCM technology demonstrator (based on the same cell architecture and GST alloy) baked for 48 hours at 125 °C are shown in Fig. 12. A very similar performance is observed as compared to the data in Figs. 10 and 11, which demonstrates the portability of the proposed MLC programming algorithm from an older to a more advanced technology node (indeed, the cell architecture and the active material are the same for the two considered devices). Key parameters of the proposed 90-nm PCM chip are summarized in Table II.



## VI. CONCLUSION

A 128-Mb (256-Mb MLC) 90-nm PCM chip has been designed and experimentally characterized to explore 2 bit/cell storage feasibility. A novel MLC programming algorithm has been developed and embedded in the chip. The proposed algorithm allows intermediate states to be accurately programmed.

Read current distributions have been obtained by applying this algorithm, that typically required less than 8 programming current pulses, thus leading to a promising program throughput of about 3.5 MB/s. Experimental results for the 90-nm technology node were presented. The experimental analysis showed a random read access time of about 120 ns. Preliminary endurance tests were carried out on our 90-nm chip, and experimental results after 100 k cycling followed by 1 h/150 °C bake were given. Endurance and retention have also been evaluated on an 8-Mb 180-nm technology demonstrator where 100 k-cycled cells were baked for 48 hours at 125 °C.

## REFERENCES

- [1] F. Pellizzer *et al.*, "Novel  $\mu$ Trench phase-change memory cell for embedded and stand-alone non-volatile memory applications," in *Symp. VLSI Technology Dig. Tech. Papers*, Jun. 2004, pp. 18–19.
- [2] F. Bedeschi *et al.*, "An 8 Mb demonstrator for high-density 1.8 V phase change memories," in *Symp. VLSI Circuits Dig. Tech. Papers*, Jun. 2004, pp. 442–445.
- [3] H.-R. Oh *et al.*, "Enhanced write performance of a 64 Mb phase-change random access memory," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2005, pp. 48–49.
- [4] G. Atwood and R. Bez, "Current status of chalcogenide phase change memory," in *Device Research Conf. Dig.*, Jun. 2005, vol. 1, pp. 29–33.
- [5] A. Pirovano *et al.*, " $\mu$ Trench phase-change memory cell engineering and optimization," in *Proc. European Solid-State Device Research Conf.*, Sep. 2005, pp. 313–316.
- [6] S. Kang *et al.*, "A 0.1  $\mu$ m 1.8 V 256 Mb 66 MHz synchronous burst PRAM," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2006, pp. 140–141.
- [7] F. Pellizzer *et al.*, "A 90 nm phase change memory technology for stand-alone non-volatile memory application," in *Symp. VLSI Technology Dig. Tech. Papers*, Jun. 2006, pp. 150–151.
- [8] K.-J. Lee *et al.*, "A 90 nm 1.8 V 512 Mb diode-switch PRAM with 266 MB/s read throughput," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2007, pp. 472–473.
- [9] A. Pirovano *et al.*, "Self-aligned  $\mu$ Trench phase-change memory cell architecture for 90 nm technology and beyond," in *Proc. European Solid-State Device Research Conf.*, Sep. 2007.
- [10] S. R. Ovshinsky and H. Fritzsche, "Amorphous semiconductors for switching memory and imaging application," *IEEE Trans. Electron Devices*, vol. ED-20, no. 2, pp. 91–105, Feb. 1973.
- [11] R. G. Neal and J. A. Aseltine, "The applications of amorphous materials to computer memories," *IEEE Trans. Electron Devices*, vol. ED-20, no. 2, pp. 195–205, Feb. 1973.
- [12] S. Tyson *et al.*, "Nonvolatile, high density, high performance, PC memory," in *Proc. IEEE Aero Space Conf.*, Mar. 2000, vol. 5, pp. 385–390.
- [13] S. Lai and T. Lowrey, "OUM—A 180 nm non-volatile memory cell element technology for stand alone and embedded applications," in *IEEE Int. Electron Devices Meeting (IEDM) Tech. Dig.*, Dec. 2001, pp. 36.5.1–36.5.4.
- [14] W. Y. Cho *et al.*, "A 0.18  $\mu$ m 3.0 V 64 Mb nonvolatile phase-transition random-access memory (PRAM)," *IEEE J. Solid-State Circuits*, vol. 40, no. 1, pp. 293–300, Jan. 2005.
- [15] F. Bedeschi *et al.*, "4-Mb MOSFET-selected  $\mu$ trench phase-change memory experimental chip," *IEEE J. Solid-State Circuits*, vol. 40, no. 7, pp. 1557–1565, Jul. 2005.

- [16] S. Kang *et al.*, "A 0.1-  $\mu$ m 1.8 V 256 Mb phase-change random access memory (PRAM) with 66 MHz synchronous burst-read operation," *IEEE J. Solid-State Circuits*, vol. 42, no. 1, pp. 210–218, Jan. 2007.
- [17] Technical presentation of Ovonyx. Ovonic Unified Memory [Online]. Available: <http://www.ovonyx.com/technology.pdf>
- [18] T. Nirschl *et al.*, "Write strategies for 2- and 4-bit multi-level phase-change memory," in *Proc. IEEE Int. Electron Devices Meeting*, Dec. 2007, pp. 461–464.
- [19] F. Bedeschi *et al.*, "A multi-level-cell bipolar-selected phase-change memory," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2008, pp. 428–429.
- [20] F. Bedeschi *et al.*, "Bit-line biasing technique for phase-change memories," in *Proc. Int. Conf. Signal and Electronic Systems*, Sep. 2004, pp. 229–232.
- [21] W. A. Johnson and K. F. Mehl, "Reaction kinetics in processes of nucleation and growth," *Trans. Amer. Inst. Min. Metall. Eng.*, vol. 135, pp. 416–422, 1932.
- [22] M. Avrami, "Kinetics of phase change. I, general theory," *J. Chem. Phys.*, vol. 7, pp. 1103–1112, Dec. 1939.
- [23] F. Bedeschi *et al.*, "Set-sweep programming pulse for phase-change memories," in *Proc. IEEE Int. Symp. Circuits and Systems (ISCAS)*, May 2006, pp. 967–970.
- [24] B. Gleixner *et al.*, "Data retention characterization of phase-change memory arrays," in *Proc. IEEE Int. Reliability Physics Symp. (IRPS)*, Apr. 2007, pp. 542–546.



in March 2008 as design manager in the RnD Advanced Design group.

**Ferdinando Bedeschi** was born in Taranto, Italy, in 1973. He received the Dr. Eng. Degree in microelectronics from the University of Pisa, Italy, in 1998.

Since 1999, he has been with STMicroelectronics, Agrate Brianza, Italy, where he was team leader of the Advanced Rnd in the Flash Memory Group. His activity is focused on product demonstrator designs for emerging technologies development. He holds several patents in the Non-Volatile memories area and he is author of many papers on Flash and Phase Change Memories design. He joined Numonyx B.V.



most recently with chalcogenide-based phase change memories. He is the author/coauthor of 7 papers on Flash or PCM, and has over 25 patents issued or pending. He joined Numonyx B.V. in March 2008.

**Rich Fackenthal** was born near Philadelphia, Pennsylvania, in 1963. He received his Bachelor Degree in Electrical Engineering from Pennsylvania State University in 1991, after receiving a degree in music in 1985.

He has worked in the Flash Memory Group at Intel Corporation since 1992 and has contributed to the development of the first Multi-Level NOR Flash Memory. Since then he has worked on a variety of digital and analog circuits in nonvolatile memory, worked briefly with polymer memory and most recently with chalcogenide-based phase change memories. He is the author/coauthor of 7 papers on Flash or PCM, and has over 25 patents issued or pending. He joined Numonyx B.V. in March 2008.



**Claudio Resta** was born in Tirano, Italy, in 1972. He received the Laurea degree in electronic engineering from the University of Pavia, Pavia, Italy, in 2000. His thesis presented an interface circuit for electromagnetic sensors in CMOS technology.

Since 2001, he has been with the Memory Product Group—R&D of STMicroelectronics, Agrate Brianza, Italy. His activity is focused on test-vehicle design for emerging technologies, development, and characterization of phase-change memories.



PCM technologies

**Enzo Michele Donzè** was born in Kansas City Missouri, USA in 1971. He graduated in Microelectronics Engineering (MSEE) at University of Palermo, Italy in 1998.

In 1999 he joined ST Microelectronics, Memory Products Group. After a significant experience as a test engineer for smartcard MCUs, he joined the Memory Product Group R&D design team and worked on the development of a PCM 90 nm memory product. He also contributed on PCM mlc design feasibility studies on 180 nm and 90 nm



three publications to her credit, and has presented at two conferences. She has five patents pending approval with US patent office.

**Meenatchi Jagasivamani** was born in Chennai, India in 1979. She received her Bachelor's degree in Electrical and Computer Engineering on May 1998 and her Master's degree in Electrical Engineering on August 2000, both from Virginia Tech, VA, USA.

She has worked at Intel since 2000 on technology file development, SRAM memory design and memory compiler development, and most recently on PCM memory design for Flash products. Currently she has joined Numonyx B.V., where she is working on PCM memory design solutions. She has



**Egidio Cassiodoro Buda** was born in Lentini, Italy in 1971. He received the Laurea degree in electronic engineering from the University of Catania, Italy, in 2000.

Since then, he has been with STMicroelectronics, Catania, Italy in the FMG Advanced Rnd. His activity is focused on product demonstrator design and test for emerging technologies development. In March 2008 he joined Numonyx B.V.



R&D Technology Development. He has authored many papers, conference contributions, and patents on phase-change memories.

**Fabio Pellizzer** was born in Follina (Italy) in 1971. He received the doctor degree in Electronic Engineering in 1996 from the University of Padova, Italy, with a thesis on characterization and reliability of thin gate oxides.

In 1998 he joined Central R&D department of STMicroelectronics in Agrate Brianza (Italy). After 2002 he has been in charge of process development for phase-change memories based on chalcogenide materials. Since March 2008 he joined Numonyx B.V. as Phase Change Memory Manager in the



**David W. Chow** was born in Taipei, Taiwan. He received the Bachelor of Science Degree in Electrical Engineering from Texas A&M University in 1994.

Since 1996, he has been with Intel Corporation, Folsom, California, as Senior Product Development Engineer in the Flash Memory Group. His activity is focused on product validation for emerging technologies development. Since March 2008, he joined Numonyx B.V. as Senior Product Development Engineer in the product development group.



non-volatile storage (multilevel memories) for both flash and phase-change technologies. His research also involved non-linear electronic circuits and sensors.

**Alessandro Cabrini** (M'00) was born in Pavia, Italy, in 1974. He received the "Laurea" degree (*Summa cum Laude*) in Electronic Engineering from the University of Pavia, Pavia, Italy in 1999. In 2003 he received the Ph. D. in Electronic Engineering from the same University.

Currently, he is a research assistant at the Department of Electronic Engineering of the University of Pavia. His research activities are in the field of non-volatile memories and CMOS integrated circuits. His work focuses on the design of high-density



regards to multilevel phase-change memories.

**Giacomo Matteo Angelo Calvi** was born in Pavia, Italy in 1981. He received Master's Degree in Electronics Engineering (*summa cum laude*) from the University of Pavia in 2005, where he is currently working toward the Ph.D. degree in Electronic, Computer science and Electrical Engineering. Since 2005 he has been holding a studentship dedicated by STMicroelectronics to the memory of B. Beverina. His research, in cooperation with the Memory Product Group of STMicroelectronics, is in the areas of innovative nonvolatile memories with particular



change memory devices.

**Roberto Faravelli** was born in Broni (Pavia, Italy) in 1980. He received the Laurea degree in electronic engineering in 2003 from the University of Pavia, Italy, with a thesis on the read path for a Flash memory experimental chip. He is currently working towards the Ph.D. at the Department of Electronics, University of Pavia, Italy. He collaborates with the Memory Product Group of STMicroelectronics on phase change memories. His research interests include the development and characterization of multilevel program algorithms for phase



**Andrea Fantini** was born in Cremona (CR), Italy, in 1976. He received the M.Sc. degree in Electronic Engineering from the University of Pavia, Italy, in 2003 and the Ph.D. degree in Electronic Engineering from the University of Pavia, Italy in 2007, with a thesis entitled "Next generation Non Volatile Memories". His research interests also include the development and the characterization of multilevel phase change memory.



MOS IC's Design Group for Consumer Applications. Since 1987, he has been with the Department of Electronics, University of Pavia, where he is now a Full Professor. His research interests are in the area of MOS integrated circuit de-

**Guido Torelli** (M'90-SM'96) was born in Rome, Italy, in 1949. He received the Laurea degree (with honors) in electronic engineering in 1973 from the University of Pavia, Pavia, Italy.

After graduating, he worked one year in the Institute of Electronics of the University of Pavia on a scholarship. In 1974, he joined SGS-ATES (now part of STMicroelectronics), Agrate Brianza (Milan), Italy, where he served as a design engineer for MOS IC's, and was involved in both digital and analog circuit development, and where he became Head of the

sign. Currently, his work focuses mainly on the fields of non-volatile memories and CMOS analog and mixed analog/digital circuits.

Prof. Torelli was a co-recipient of the Institute of Electrical Engineers Ambrose Fleming Premium (session 1994–1995).



**Duane Mills** is a Numonyx Fellow leading the Advanced Design Development at Numonyx's Folsom Technology Center. Duane has spent his 24 year career in the memory industry working on Flash Memory and Phase Change Memory Design. He led the 1st two generations of Intel's MLC (Multi-Level Cell) design and is currently leading the design of the 1st & 2nd generations of Numoyx's PCM (Phase Change Memory).



**Roberto Gastaldi** (M'85) was born in Reggio Emilia, Italy in 1953. He graduated in Electronic Engineering at Politecnico di Milano, Italy in 1977. In the same year he joined STMicroelectronics, Milano where he spent over 20 years working in the development of non-volatile memory devices and in the design of Eprom, Flash and Ram products.

He has been working for many years in the development of PCM memories. In 2008 he joined Numonyx B.V. where he leads an advanced design team in R&D organization. His current interest is in the development of MLC PCM architectures. He is and a member of Memory Sub-Committee ISSCC2009 and he is author of many papers and patents on non-volatile memory.



**Giulio Casagrande** was born in Trento, Italy in 1951. He graduated in Electronic Engineering in 1977 at the University of Padova, Italy.

In 1977 he joined ST Microelectronics, Milano, where he first worked on the design of EPROMs and EEPROMs and then he led the design and engineering team that developed the first generations of Flash Memories in ST. He has covered different managerial roles in Non Volatile Memory Development and Engineering, including the creation and the direction of the Catania Development Center for the Memory Products Group. He has been Director of R&D for the Memory Products Group, focalizing on advanced Flash Design solutions also for embedded applications, development of disruptive emerging Memories like PCM, FRAM and investigation and assessment of others; also in charge of CAD and design methodology. In 2008 he joined Numonyx B.V. as Vice President of Research and Development. He has authored papers and Short Courses at IEEE conferences, holds several patents in the NVM field and served in the ISSCC Memory Committee.