

Tutorial: Temperature As an Input to Microelectronics-Reliability Models¹

Pradeep Lall, Member IEEE
Motorola Inc, Plantation

Key Words — Activation energy, Failure rate, Mean time to failure, Reliability modeling, Temperature

Summary & Conclusions — This tutorial discusses various modeling methodologies for temperature acceleration of microelectronic-device failures; there are situations in which some methodologies give misleading results. The aim is to raise the level of understanding of the impact of temperature on reliability and to define the objectives of physics-based temperature modeling. There are alternatives to both the Arrhenius relation and the Mil-Hdbk-217 approach to reliability. In Japan, Taiwan, Singapore, and Malaysia, a physics-of-failure approach is used by most companies. Philips in the Netherlands and the CADMP Alliance in the USA have developed methods & software to conduct physics-based reliability assessments.

1. INTRODUCTION

(“We have a headache with Arrhenius”²)

This is the 15th in a tutorial series on failure mechanisms and their role in physics-based damage models to use in design-for-reliability.

In the 1940s, temperature was a main factor in the reliability of electronic equipment — largely because of the vacuum tube. In the 1960s, many (but not all) reliability engineers and system designers still considered temperature to be the major factor affecting the reliability of electronic equipment. Today, because of extensive improvements & changes in technology, device design-rules, materials, and manufacturing-processes, the influence of temperature on microelectronic-device reliability is again being scrutinized. A designer, in an effort to improve reliability, must not lower the temperature without fully understanding:

- the impact (on cooling-system & component reliability) in money, weight, and size,
- the extent of actual component & system reliability improvement.

¹This tutorial was adapted from the 1996 book, *Influence of Temperature on Microelectronics and System Reliability, A Physics of Failure Approach*, by P. Lall, M. Pecht, E. Hakim, with permission from the publisher, CRC Press (Boca Raton, FL).

²Takehisa Okada, Senior General Manager of Sony Corporation, when asked about Sony’s perspective on reliability prediction methods during a US - Japanese Technology Evaluation Center visit [Kelly, et al, 1993].

For example, some microelectronic devices become less reliable as temperature is lowered, or the cooling system might be less reliable than the electronic components.

Acronyms³

ESD	electrostatic discharge
EOS	electrical overstress
IC	integrated circuit
MTTF	mean time to failure
RH	relative humidity
VLSI	very large-scale integration (circuits).

Notation

t	time.
E	activation energy
λ	failure rate
π_T	temperature acceleration factor
r	reaction rate
dev	implies: device
ref	implies: reference
chr	implies: the chemical reaction
T	steady-state absolute temperature
k	Boltzmann’s constant ($8.617 \cdot 10^{-5}$ eV/K).

Other, standard notation is given in “Information for Readers & Authors” at the rear of each issue.

2. RELIABILITY & PERFORMANCE

Reliability (the ability of a device to fulfill its intended function under a specified set of application conditions) is often expressed in terms of the calendar time of useful life. Failure renders the device non-operational due to damage caused by a failure mechanism, actuated generally by external and/or internal stresses⁴ [1].

A device can fail when its local environment (including its operating conditions) lies outside the device specification limits. Performance malfunctions in microelectronic devices include threshold voltage drift, a large leakage current, or large propagation delay or noise margins, although usual operation is often resumed once the local environmental conditions return within specifications.

³The singular & plural of an acronym are always spelled the same.

⁴The term, *stress*, is used in a general sense, eg, temperature, mechanical stress, voltage, or salt spray.

Local environmental excesses generally indicate the need for a system design change and/or the unsuitability of the device technology for that application. Increased temperature can cause system performance problems, which can appear to be device-related reliability problems. These problems often arise when the designers do not account for worst-case performance limits.




Figure 1. Valley High-Level Output Voltage vs Free-Air Temperature [74AC11373 compared to end-pin product — from TI Databook]




Figure 2. Peak Low-Level Output Voltage vs Free-Air Temperature [from TI Databook]

Consider figures 1 & 2. Figure 1 shows how the minimum output voltage for an output high {1} changes with respect to temperature. The lower the temperature, the smaller the margin for safe operation. At temperatures below specification, the device-noise margins can be small enough that system does not work, even though the device works. Figure 2 shows the results are similar for the maximum output voltage for an output low {0}. Other electrical device technologies can work the other way, with noise margins becoming worse at high temperature.

Product engineers must understand the effect of temperature on system performance requirements (as specified in

the device catalog). The remainder of this tutorial focuses on the influence of temperature on reliability.

3. ACTIVATION-ENERGY BASED MODELS

Assumption

1. The failure rate of a device is independent of time. (This is the usual, but often very inappropriate, assumption in conventional reliability-prediction methods.)⁵

Steady-state temperature, temperature cycles, temperature gradients, and time-dependent temperature changes all can affect the reliability of electronic devices & equipment. However, because of the often-required use of reliability prediction methods such as Mil-Hdbk-217 [2] and Progeny [3 - 5], steady-state temperature has often been considered the only stress parameter affecting reliability. These methods use the work of Savante Arrhenius, a Nobel prize winner in chemistry in 1889. In his experimental study on inversion of sucrose, the steady-state temperature dependence of a single chemical-rate reaction was fit to the equation:

$$r(t) = r_{\text{ref}}(t) \cdot \exp\left(-\frac{E_{\text{chr}}}{k \cdot T}\right). \quad (1)$$

Eq (1), now called the Arrhenius equation, has been used to assess the temperature dependence of a wide variety of reaction rates and diffusion coefficients [6 - 10]⁶. The Arrhenius-based models have also been reformulated to predict the influence of steady-state temperature on electronic-device failure rate (or its inverse, MTTF):

$$\lambda = \lambda_{\text{ref}} \cdot \exp\left(-\frac{E_{\text{dev}}}{k \cdot T}\right). \quad (2)$$

An Arrhenius plot of failure-time vs reciprocal-absolute-temperature, using appropriate statistical methods, can be used to estimate the activation energy and its uncertainty; the measure of uncertainty generally presumes that the model is correct.

Activation energies of the individual failure mechanisms in the device can be combined into a weighted activation energy for the device [16, 17].

The use of an activation energy to model a device failure rate is common, but often misleading [18 - 20]. The weighted

⁵A consequence of constant λ is that: $\text{MTTF} = 1/\lambda$. When $1/\lambda > 50$ years, it is misleading to use MTTF because it is inappropriate (at best) to presume that the model of constant λ for a device will still be true 50 years from now. In figures 3, 7, 8, the vertical axis was originally labeled MTBF (wrong for non-repairable devices). It was changed to $1/\lambda$ to be clear & correct, and to conform to this footnote.

⁶Theoretical work in kinetic theory, thermodynamics, and statistical mechanics has developed forms that contain exponentials similar to the Arrhenius form [11 - 13]. At their core is the assumption that a steady-state exists between the reactants and the products of a reaction, which are separated by a finite energy difference [14].

activation energy is highly sensitive to the relative dominance of the failure mechanism (*viz*, the assigned weight). There can be no general set of weighting factors, especially considering the wide variabilities in the dominant failure mechanism. Table 1 demonstrates the extreme variability of the dominant device failure mechanisms for manufacturers of VLSI devices. Considering that activation energies for failure mechanisms can range from 0.06 eV (for hot electrons) to 2 eV (for intermetallic growth), this approach is highly sensitive to the failure mechanisms induced during manufacture, and thus to the weighting factors. Many people now recommend against this method. Table 1 shows that no single activation energy can be assigned to the device because the failure mechanism depends on manufacturing processes. Few failure mechanisms remain dominant, or even important, for very long [8] — because corrective action is taken to eliminate them and the size of the device shrinks, thus changing the failure mechanisms (even resurrecting old ones).

TABLE 1
Dominant VLSI Failure Mechanisms Based on Survey Response [15]
[an 'x' implies an important, but unknown, fraction]

Failure mode/mechanism	Survey response					
	1	2	3	4	5	6
Electromigration						13%
Dielectric breakdown	x	50%	< 0.1%	98%		2%
Soft errors						
Parametric drift	x		1%			38%
Hot electrons	x					
Latch-up	x	10%	0.1%		x	
Electrical overstress		20%		2%	x	
Package related		20%	< 0.1%		x	28%
Other					x	19%

Moreover, activation energy for each failure mechanism varies over a wide range, as shown in table 2 [19] and depends on the materials, geometries, manufacturing processes, and quality-control methods [45]. This variation/uncertainty negates the usefulness of the Arrhenius model, because the effect of even a '0.05 eV variation in the activation energy' on the failure rate predicted by the Arrhenius model at a temperature of 70 °C ($T = 343\text{K}$) is:

$$\frac{\exp\left(-\frac{E_{\text{dev}}}{k \cdot T}\right)}{\exp\left(-\frac{E_{\text{dev}} + 0.05 \text{ eV}}{k \cdot T}\right)} = \exp\left(\frac{0.05 \text{ eV}}{k \cdot T}\right) \approx 5. \quad (3)$$

This means that a variation of 0.05 eV at 70 °C results in a 'factor of 5' error in failure rate; this error is larger at lower temperatures. Because variation/uncertainty in activation energy is often greater than 0.05 eV, even for the same failure mechanism, a predicted reliability has little meaning, and a

change in the relative dominance of a failure mechanism dramatically skews the predictions. Figure 3 shows the sensitivity of $1/\lambda$ to a change in the activation energy [46].

TABLE 2
Activation Energies for Common Failure-Mechanisms [19]

Failure Mechanisms	Activation Energy (eV)	
<i>Die-Metallization</i>		
Metal corrosion	0.3 - 0.6	[20 - 22]
	0.77 - 0.81	[23]
Electromigration	1.0	[20, 28]
	0.5	[24]
Al	0.43	[25, 26]
	0.35 - 0.85	[27]
	0.24 - 0.57	[29]
	0.7	[30]
Al-1%Si	1.67 - 2.56	[31]
	0.58	[32]
	0.96	[33]
Metallization migration	1	[34]
	2.3	[20]
Stress-driven diffusive voiding	0.4	[35]
	1.0 - 1.4	[36]
<i>Device and Device Oxide</i>		
Ionic contamination (surface, bulk)	0.6 - 1.4	[21]
	1.4	[20]
Hot carrier	-0.06	[22]
Slow trapping	1.3 - 1.4	[20]
Gate-oxide breakdown —	0.3 - 0.4	[37]
	0.3	[38]
TDDB	1	[39]
	0.3	[38]
	2.1	[40]
	0.3 - 1.0	[41]
EOS	2	[40]
Surface-charge spreading	1.0	[22]
	0.5 - 1.0	[20, 21]
<i>First-Level Interconnection</i>		
Au-Al intermetallic growth	0.5	[42]
	1.0	[20, 22]
	1.1	[43]
	2.0	[44]

The effect of temperature on electronic devices is often estimated by extrapolating from accelerated tests at extremely high temperatures. For example, electromigration tests are generally conducted at temperatures above 250 °C and at current densities 10 times those in actual operation. The test results are then extrapolated to operating conditions to obtain a value for the thermal acceleration of device failures. Implicit in the test strategy are the assumptions (usually unstated):

- the failure mechanisms active at higher temperatures are also active in the equipment operating range;
- no other failure mechanisms become important in the operating range,
- the Arrhenius relationship holds.

McGarvey [47] has suggested that the dominance of a particular failure mechanism strongly depends on a) the type of the test, and b) stress conditions — as shown in figure 4.




Figure 3. Failure Rate vs Temperature and Activation-Energy⁵




Figure 4. Autoclave (121°C/100%RH) and 85°C/85%RH Comparison [47]

Problems arise when the failure mechanisms at accelerated stress levels are not those in the equipment operating range.

For example, a NIST study [48] noted: “There is ample evidence that a straight forward application of the Arrhenius equation, with activation energies determined from high temperature accelerated stress testing, is not strictly valid for predicting real device lifetime.” Many failure mechanisms have temperature thresholds below which failure does not occur. In other cases, high temperature can inhibit or decelerate a failure mechanism that occurs at a lower temperature. Often, threshold information provides a more effective way to design & test a device and to manage stress. Moreover, failure precipitation is not only a function of the steady-state temperature but strongly depends on the cyclic temperature, duty cycle, and on/off ratio [49]; figure 5 shows an example of this.




Figure 5. Mean-Time-To-Failure vs Duty-Cycle [49] [for temperature, humidity, bias test]

The problem with the use of an activation energy is illustrated by studies of failure rate vs steady-state junction temperature for semiconductor devices, eg, as shown in figure 6. For many devices there is no statistical correlation between steady-state junction-temperature and observed device-failure-rate.




Figure 6. Scatter Diagram for Bipolar Logic IC [50]

4. RELIABILITY PREDICTION METHODS

Arrhenius-based models have been incorporated into some reliability prediction methods. This section reviews these methods and the impact of temperature-dependent models on system effectiveness.

Modern semiconductor designs, manufacturing processes, and process controls have improved so that the infant-mortality and useful-life regions of semiconductor devices have failure rates so low that the bathtub curve “no longer holds water” [6, 51]. For a device operating within specification limits, the wear-out portion of the curve is delayed well beyond the useful life of most products [18, 52, 53]. Table 3 shows that the majority of electronic hardware failures over the past decade were not component failures, but were attributable to interconnects & connectors, system design, excessive environments, and improper user handling.

TABLE 3
History of Dominant Failures in Microelectronic Devices [54]

Data Source	Year	Dominant Causes of Failure
Failure analysis for failure rate prediction methodology [55]	1983	Metallization (53%) Oxide/dielectric (17%)
Westinghouse failure-analysis memos [56]	1984-1987	EOS (40%)
Failure analysis based on failures experienced by end-user [57]	1984-1988	EOS & ESD (59%) Wirebonds (15%)
Failure analysis based on Delco data [58]	1988	Wirebonds (41%)
Failure analysis by power products division [59]	1988-1989	EOS damage (30%)
Failure analysis on CMOS [60]	1990	Package defects (22%)
Failure in vendor parts screened per Mil-Std-883	1990	Wire bonds (28%) Test errors (19%)
Pareto ranking of failure causes (Texas Instruments study) [61]	1991	EOS & ESD (20%)

Less-basic attempts to predict the failure rate of devices [2 - 5] are being used, even though they are inaccurate, misleading, and damaging to cost-effective and reliable design, manufacture, testing, and support [62, 63]. An overview of these reliability prediction models is in [20, 64]. The models typically have the form:

$$\lambda_{dev} = \lambda_{base} \cdot \prod \pi_i; \tag{4}$$

λ_{base} \equiv base failure rate

π_i \equiv dimensionless functional factors for device technology, complexity, package type quality, temperature, voltage.

π_T generally has the form of an Arrhenius equation (see table 4). Steady-state temperature is the only temperature factor or, more generally, the only stress parameter; temperature cycling, vibration, moisture, voltage, and current are not explicitly incorporated into the models. Thus system designers often use temperature reduction as the primary means to improve reliability, often without understanding the actual reliability or the hidden costs associated with temperature reduction.

TABLE 4
Temperature-Acceleration Factors, π_T [64]

Ref [4]: $\pi_T =$

$$\begin{cases} 1, & \text{for } T_{junc} \leq 70^\circ\text{C} \\ 2.6 \cdot 10^4 \exp\left(-\frac{3500\text{K}}{T_{junc}}\right) + 1.8 \cdot 10^{13} \exp\left(-\frac{11600\text{K}}{T_{junc}}\right), & \\ \text{otherwise.} & \end{cases}$$

Ref [3]: $\pi_T =$

$$A_1 \cdot \exp\left(-\frac{3500\text{K}}{T_{junc}}\right) + A_2 \cdot \exp\left(-\frac{11600\text{K}}{T_{junc}}\right).$$

Ref [2]: $\pi_T =$

$$0.1 \exp\left(-A \cdot \left(\frac{1}{T_{junc}} - \frac{1}{298\text{K}}\right)\right).$$

Ref [5]: $\pi_T =$

$$A \cdot \exp(E_{stem,1} \cdot \tau_{1,2}) + (1-A) \cdot \exp(E_{stem,2} \cdot \tau_{1,2})$$

$$\tau_{1,2} \equiv (11605 \text{ K/eV}) \cdot \left(\frac{1}{T_{junc,1}} - \frac{1}{T_{junc,2}}\right)$$




Figure 7. $1/\lambda$ vs Package-Case-Temperature⁵
[for a Boeing E-3A multiplexer hybrid]

Figure 8 is an example from the US Joint InterAgency Working Group (JIAWG) which developed reliability requirements for such new military systems as the F-22 and Comanche

(light helicopter). To meet system reliability requirements, the maximum component junction temperature was determined to be 65°C. For the Comanche, this dictated the development of a super-cooling system pumping air at -60°C in order to lower the temperature outside the sealed electronic boxes enough to get component temperatures to 65°C. Initially there was no consideration of the reliability impact. In particular, on a hot day with 43°C outside ambient, cooling is started first; the electronic box cools to around -40°C, then rises to ≈60°C when the electronics is turned on. This extreme temperature cycling would occur every time the helicopter is started & stopped. The lower temperatures are very harmful to solder interconnects during such cycling because they reduce the creep rate of solder and thus inhibit stress relaxation [69]. In addition to fatigue damage, Boeing engineers estimated appreciable water in the bottom of the electronic assemblies due to condensation. When further reviewed by the Army, junction temperatures were raised and the use of 'Mil-Hdbk-217 and its temperature reliability' was dropped. The final statement from Boeing was: "... the validity of the *steady-state temperature* relationship to reliability is constantly in question and under attack as it lacks solid foundational data."




Figure 8. Guidance for Reliability Allocations in a System⁵

5. ENGINEERS WORKING TOGETHER

How should engineers (design, thermal management, reliability) work together? To address the actual impact of temperature, design, thermal management, and reliability the engineers should work together, using the following physics-of-failure 6-step method:

1. Develop a thorough knowledge & understanding of the environment in which the equipment will operate. Usually, the customer specifies the external operating environment in terms of absolute physical parameters, such as temperature ranges, or quotes the relevant chapter in some handbook or specification. While this may be a useful starting point for the designer, it rarely identifies the actual range of environments experienced by the equipment. It is usually better, and from the customer's point of view, more contractually sound, to state where and how the equipment will be used. Consumer-goods manufacturers, such as the automobile industry, have never had the "benefit" of a detailed environmental specification supplied by their customers (the public), but have been able themselves to ascertain effectively the environment.

2. Develop an understanding of the material properties and architectures used in the design. This involves tailoring the product design to requirements by modifying materials geometry, and allowable manufacturing non-conformities.

3. Learn how products fail under various forms of degradation. This involves assessing the potential failure mechanisms and determining the role of stresses, including steady-state temperature, temperature cycling, temperature gradients, and time-dependent temperature changes, on the failure mechanisms.

4. Carefully examine field failure data to get information on how failures occur. Beware of confusing statistical correlation with cause & effect.

5. Control manufacturing to reduce the variations that cause failure.

6. Design the product to account for temperature-related performance degradation. Steady-state temperature has an influence on many electrical functional parameters, including propagation delays and noise margins.

REFERENCES

- [1] A. Dasgupta, M. Pecht, "Material failure mechanisms and damage models", *IEEE Trans. Reliability*, vol 40, 1991 Dec, pp 531-536.
- [2] Mil-Hdbk-217F, *Reliability Prediction of Electronic Equipment*, 1991; US Dep't of Defense.
- [3] *CNET Recueil de Donnees de Fiabilitee du CNET (Collection of Reliability Data from CNET)*, 1983; Centre National d'Etudes des Telecommunications.
- [4] HRD5, *Reliability Prediction British Book*, 1995 Mar; British Telecom.
- [5] SN29500, *Reliability and Quality Specification Failure Rates of Components*, 1986; Siemens Standard.
- [6] K. Wong, "What is wrong with the existing reliability prediction methods?", *Quality & Reliability Eng'g Int'l*, vol 6, 1990, pp 251-257.
- [7] H. Blanks, "Arrhenius and the temperature dependence of non-constant failure rate", *Quality & Reliability Eng'g Int'l*, vol 6, 1990, pp 259-265.
- [8] S. Witzmann, Y. Giroux, "Mechanical integrity of the IC device package: A key factor in achieving failure free product performance", *Trans. First Int'l High Temperature Electronics Conf*, 1991 Jun, pp 137-142.
- [9] R. Berry, S. Rice, J. Ross, *Physical Chemistry*, 1980; John Wiley & Sons.
- [10] I. Clark, L. Harrison, V. Kondratiev, et al, *The Theory of Kinetics* (C. Bamford & C. Tipper, Eds), 1979; Elsevier Scientific.
- [11] H. Eyring, S. Lin, S. Lin, *Basic Chemical Kinetics*, 1980; John Wiley & Sons.
- [12] E. Wigner, "The transition state method % Effects of the electron interaction on the energy levels of electrons in metals", *Faraday Society (London) Trans*, vol 34, 1938, pp 29-41.
- [13] M. Evans, M. Polanyi, "Inertia and driving force of chemical reaction", *Faraday Society (London) Trans*, vol 34, 1938, pp 11-29.
- [14] F. Reif, *Fundamentals of Statistical and Thermal Physics*, 1965; McGraw Hill.
- [15] IITRI, 1988 January 15, RADC.
- [16] LSI Logic, *Reliability Manual and Data Summary*, 1990, pp 12-18.
- [17] J. Setliff, "A review of commercial microcircuit qualification and reliability methodology", *Proc. Adv. Microelectronics Techn. Qualification, Reliability and Logistics Workshop*, 1991 Aug 13-15, pp 325-335.
- [18] P. O'Connor, "Reliability prediction: Help or hoax?", *Solid State Technology*, 1990 Aug, pp 59-61.
- [19] P. Lall, M. Pecht, E. Hakim, "Characterization of functional relationship between temperature and microelectronic reliability", *Microelectronics & Reliability*, vol 35, num 3, 1995, pp 377-402.
- [20] N. Kelkar, A. Fowler, M. Pecht, M. Cooper, "Phenomenological reliability modeling of plastic encapsulated microcircuits", *ISHM Int'l J. Microcircuits and Electronic Packaging*, vol 19, num 1, 1996.

- [21] F. Jensen, N. Peterson, *Burn-in: An Engineering Approach to the Design and Analysis of Burn-in Procedures*, 1982; John Wiley & Sons.
- [22] E. Amerasekera, D. Campbell, *Failure Mechanisms in Semiconductor Devices*, 1987, pp 12-96; John Wiley & Sons.
- [23] E. Hakim, *Microelectronic Reliability, Reliability Test & Diagnostics - I*, 1989; Artech House.
- [24] J. Black, "Current limitations of thin film conductors", *Proc. Int'l Reliability Physics Symp*, 1982, pp 300-306.
- [25] D. Peck, "Comprehensive model for humidity testing correlation", *Proc. Int'l Reliability Physics Symp*, 1986, pp 44-50.
- [26] P. Ghate, "Aluminum alloy metallization for integrated circuits", *Thin Solid Films*, vol 83, 1981, pp 195-205.
- [27] J. Townner, E. Van de Ven, "Aluminum electromigration under pulsed D.C. conditions", *Proc. Int'l Reliability Physics Symp*, 1983, pp 36-39.
- [28] J. Lloyd, R. Koch, "Study of electromigration-induced resistance and resistance decay in aluminum thin film conductors", *Proc. Int'l Reliability Physics Symp*, 1987, pp 161-168.
- [29] J. Black, "Electromigration of Al-Si alloy films", *Proc. Int'l Reliability Physics Symp*, 1978, pp 233-240.
- [30] J. Reimer, "The effect of contaminants on aluminum film properties", *J. Vacuum Science & Technology*, vol 2, 1984, pp 242-243.
- [31] M. Saito, S. Hirota, *Effect of Grain Size on the Lifetime of Aluminum Interconnections*, 1974, pp 22; Rev. Electrical Communications Lab
- [32] J. Suehle, H. Schafft, "The electromigration damage response time and implications for DC and pulsed characterizations", *Proc. Int'l Reliability Physics Symp*, 1989, pp 229-233.
- [33] H. Schafft, T. Grant, A. Saxena, C. Kao, "Electromigration and the current density dependence", *Proc. Int'l Reliability Physics Symp*, 1985, pp 93-99.
- [34] F. Fantini, G. Specchiulli, C. Caprile, "The validity of resistometric technique in electromigration studies of narrow stripes", *Thin Solid Films*, vol 172, 1989, pp L85-L89.
- [35] D. Abbott, J. Turner, "Some aspects of GaAs MESFET reliability", *IEEE Trans. Microwave Theory & Tech*, vol MTT-24, 1976, pp 317-321.
- [36] J. McPherson, C. Dunn, "A model for stress-induced metal notching and voiding in very large-scale integrated Al-Si (1) metallization", *J. Vacuum Science & Technology*, vol B5, num 5, 1987, pp 1321-1325.
- [37] A. Tezaki, T. Mineta, H. Egawa, T. Noguchi, "Measurement of three dimensional stress and modeling of stress induced migration failure in aluminum interconnects", *Proc. Int'l Reliability Physics Symp*, 1990, pp 221-229.
- [38] D. Baglee, "Characteristics and reliability of 100 Å oxides", *Proc. Int'l Reliability Physics Symp*, 1984, pp 152-155.
- [39] D. Crook, "Method of determining reliability screens for time dependent dielectric breakdown", *Proc. Int'l Reliability Physics Symp*, 1979, pp 1-7.
- [40] Y. Hokari, T. Baba, N. Kawamura, "Reliability of thin SiO₂ films showing intrinsic dielectric integrity", *IEDM Tech. Digest*, 1982, pp 46-49.
- [41] E. Anolick, G. Nelson, "Low field time dependent dielectric integrity", *Proc. Int'l Reliability Physics Symp*, 1979, pp 8-12.
- [42] J. McPherson, D. Baglee, "Acceleration factors for thin gate oxide stressing", *Proc. Int'l Reliability Physics Symp*, 1985, pp 1-5.
- [43] J. Irvin, A. Loya, "Failure mechanisms and reliability of low noise GaAs FETs", *Bell System Techn. J*, vol 57 1978, p 2823. Quoted from [67].
- [44] S. Mizugashira, E. Sakaguchi, *15th Symp. Reliability & Maintainability*, 1985, p 53. Quoted from [67].
- [45] P. White, B. Hewett, J. Turner, "Reliability investigations of GaAs power FETs with aluminum gate metallization", *Proc. European Microwave Conf*, 1978, pp 405-409.
- [46] R. Merrett, J. Bryant, R. Studd, "An appraisal of high temperature humidity stress tests for accelerating plastic encapsulated semiconductor components", *Proc. Int'l Reliability Physics Symp*, 1983, pp 73-82.
- [47] W. McGarvey, "Autoclave vs 85°C/85% RH testing - A comparison", *Proc. Int'l Reliability Physics Symp*, 1979, pp 136-142.
- [48] J. Kopanski, D. Blackburn, G. Harman, D. Berning, "Assessment of reliability concerns for wide-temperature operation of semiconductor devices and circuits", *First Int'l High Temperature Electronics Conf*, 1991.
- [49] T. Ajiki, M. Sugimoto, H. Higuchi, S. Kumada, "New cyclic biased THB test for power dissipated IC's", *Proc. Int'l Reliability Physics Symp*, 1979, pp 118-126.
- [50] O. Hallberg, "Hardware reliability assurance and field experience in a telecom environment", *Quality & Reliability Eng'g Int'l*, vol 10, 1994, pp 195-200.
- [51] K. Beasley, "New standards for old", *Quality & Reliability Eng'g Int'l*, vol 6, 1990, pp 289-294.
- [52] E. Hakim, "Reliability prediction: Is Arrhenius erroneous?", *Solid State Technology*, vol 57, 1990 Aug, pp 57.
- [53] J. McLinn, "Constant failure rate: A paradigm transition", *Quality & Reliability Eng'g Int'l*, vol 6, 1990, pp 237-241.
- [54] M. Pecht, V. Ramappan, "Are components still a major problem? A review of electronic systems and device field failure returns", *IEEE Trans. CHMT*, vol 6, 1992 Dec, pp 1-5.
- [55] P. Manno, "Failure rate prediction methodology % Today and tomorrow", *NATO ASI Series*, vol F3, 1983.
- [56] Westinghouse Electric Corp, *Failure Analysis Memos*, 1989.
- [57] C. Bloomer, et al, "Failure mechanisms in through hole package", *Electronic Material Handbook*, vol 1, 1989, pp 976.
- [58] Delco Data. (as of 1988 Nov 02) ETDL LABCOM - from 636 ICs analyzed (513 Bipolar and 123 MOS). Quoted from [68].
- [59] D. Taylor, "Temperature dependence of microelectronic devices failures", *Quality & Reliability Eng'g Int'l*, vol 6, 1990, p 275.
- [60] Private Correspondence, Fort Monmouth, NJ.
- [61] C. Leonard, "How failure prediction methodology affects electronic equipment design", *Proc. PCIM*, 1989 Oct, pp 155-164.
- [62] M. Cushing, D. Mortin, T. Stadterman, A. Malhotra, "Comparison of electronics reliability assessment approaches", *IEEE Trans. Reliability*, vol 42, 1993 Dec, pp 600-607.
- [63] M. Cushing, et al, "Design reliability evaluation of competing causes of failure in support of test-time compression", *Proc. IES*, vol 2, 1994, pp 1-8.
- [64] J. Bowles, "A survey of reliability prediction procedures for microelectronic devices", *IEEE Trans. Reliability*, vol 41, 1992 Mar, pp 2-12.
- [65] M. Kelly, W. Boulton, J. Kukowski, et al, *JTEC Panel Report on Electronic Manufacturing & Packaging in Japan*, 1995 Feb, Loyola College, MD.
- [66] J. Evans, P. Lall, R. Bauernschub, "Framework for reliability modeling of electronics", *Proc. Ann. Reliability & Maintainability Symp*, 1995, pp 144-151.
- [67] Ricco, Fantini, Magistralli, Brambilla, "Reliability of GaAs MESFET's", in Christou & Unger, *Semiconductor Device Reliability*, 1990, pp 455-461; Kluwer Academic Publishers.
- [68] H.K. Dicken, *Physics of Semiconductor Failures*, 1988, p 119; DM Data Inc.
- [69] K.L. Murty, L. Turlik, "Deformation mechanisms in tin-lead alloys: Application to solder reliability in electronic packages", *Proc. 1st Joint Conf. Electronic Packaging*, 1992, pp 309-318; ASME/JSM E.

AUTHOR

Dr. Pradeep Lall; Motorola Inc; Plantation, Florida 33322 USA.

Pradeep Lall is Lead Mechanical Engineer at Motorola's Advanced Manufacturing Technology Center in Plantation. His expertise is in design, modeling, predictive, and experimental techniques applied to product reliability and to processes related to electronic equipment. He has published extensively in electronic packaging with emphasis on temperature effects, degradation mechanisms, failure modeling, reliability assessment, quality assurance & qualification, and derating. He has published book chapters on topics related to electronic packaging, including physics-of-failure models, design guidelines, accelerated testing, electromigration, thermal stress & strain in electronics, passive devices (resistors), plastic packaging, and multichip modules. Dr. Lall received his MS (1989) and PhD (1993) in Mechanical Engineering, with focus on electronic packaging, from the University of Maryland. He is a member of the IEEE and ASME.

Manuscript received 1996 February 27

Publisher Item Identifier S 0018-9529(96)03980-2

►TR►