



DRAFT MIPI Alliance Specification for M-PHY

Draft Version 0.80.00 Revision 0.01 – 29 December 2009

Further technical changes to this document are expected as work continues in the PHY Working Group

NOTICE OF DISCLAIMER

The material contained herein is not a license, either expressly or implicitly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI®. The material contained herein is provided on an “AS IS” basis and to the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence.

All materials contained herein are protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and cannot be used without its express prior written permission.

ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with the contents of this Document. The use or implementation of the contents of this Document may involve or require the use of intellectual property rights (“IPR”) including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this Document or otherwise.

Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:

MIPI Alliance, Inc.
c/o IEEE-ISTO
445 Hoes Lane
Piscataway, NJ 08854
Attn: Board Secretary

Contents

Contents	iii
Figures	vii
Tables	x
Release History	xii
1 Introduction	13
1.1 Scope	13
1.2 Purpose	13
2 Terminology	15
2.1 Definitions	15
2.2 Abbreviations	17
2.3 Acronyms	17
3 References	19
4 Architecture and Operation	20
4.1 PIN, LINE, LANE, SUB-LINK, LINK, and M-PORT	20
4.2 LINE States	21
4.2.1 Termination Scheme	22
4.2.2 Drive Levels	22
4.3 Signaling Schemes	22
4.3.1 Non-Return-to-Zero (NRZ)	22
4.3.2 Pulse Width Modulation	23
4.4 Overview of Concept, Features, and Options	23
4.5 Line Coding	25
4.5.1 Data Symbols	25
4.5.2 Control Symbols	27
4.5.3 Running Disparity	27
4.5.4 Bit Order and Binary Value	28
4.6 PHY State Machines	29
4.6.1 State Machine for Type-I MODULEs	29
4.6.2 State Machine for Type-II MODULEs	31
4.6.3 State Machine Structure and State Categories	33
4.7 FSM State Descriptions	34
4.7.1 SAVE States	34
4.7.2 BURST States General	36
4.7.3 BURST States Individual	42
4.7.4 BREAK States	44
4.8 Configuration	49
4.8.1 Conceptual Configuration Process	49
4.8.2 Configuration Parameters	52
4.9 Multiple LANE Provisions	52
4.10 Test Modes	53
4.10.1 LOOPBACK Mode	53

5	Electrical Characteristics	55
5.1	M-TX Characteristics	55
5.1.1	Common M-TX Characteristics	55
5.1.2	HS-TX Characteristics	63
5.1.3	PWM-TX Characteristics	70
5.1.4	SYS-TX Characteristics	73
5.2	M-RX Characteristics	74
5.2.1	Common M-RX Characteristics	75
5.2.2	Common M-RX Parameters	79
5.2.3	HS-RX Characteristics	80
5.2.4	PWM-RX Characteristics	84
5.2.5	SYS-RX Characteristics	87
5.2.6	SQ-RX Characteristics	87
5.3	PIN Characteristics	90
5.3.1	PIN Capacitance	90
5.3.2	PIN Signal Voltage Range	90
5.3.3	PIN Leakage Current	90
5.3.4	Ground Shift	90
5.3.5	PIN Parameters	91
6	Electrical Interconnect	92
6.1	Definitions	92
6.1.1	Interconnect Parameters	93
6.2	S-parameter Specifications	93
6.3	Characterization Conditions	94
6.4	Interconnect Specifications	94
6.4.1	Differential Characteristics	94
6.4.2	Common-mode Characteristics	96
6.4.3	Mode-Conversion Limits	96
6.4.4	Inter-Line Cross Coupling	96
6.5	Jitter Influence on LINE Characterization	97
6.5.1	LINE Simulation Setup	97
6.5.2	LINE Characterization	98
7	Optical Media Converter (OMC)	100
7.1	Application Benefits of the OMC	100
7.2	Types of OMCs	100
7.3	Internal and External OMCs	100
7.4	OMC – Architecture and Operations	101
7.4.1	OMC – Data Transmission BURST Modes	102
7.4.2	OMC – HS-BURST	102
7.4.3	OMC – DISABLED	103
7.4.4	OMC – Transitional States	103
7.5	OMC – Electrical and Interconnect	104
7.5.1	OMC – Galvanic Connection Specification	104
7.5.2	OMC – Signal Delay	105
7.5.3	OMC – HS-BURST Operation	105
7.6	OMC Configuration	108
7.6.1	OMC Detection	108

7.6.2	OMC – Configuration LCCs	108
7.7	OMC – M-PHY Conformance	115
7.8	OMC – Test Methodology	115
8	The Protocol Interface	117
8.1	Service Primitive Naming Convention	117
8.2	M-TX-DATA and M-RX-DATA SAP	118
8.2.1	M-LANE-SYMBOL.request	119
8.2.2	M-LANE-SYMBOL.indication	121
8.2.3	M-LANE-SYMBOL.confirm	123
8.2.4	M-LANE-PREPARE.request	124
8.2.5	M-LANE-PREPARE.indication	124
8.2.6	M-LANE-PREPARE.confirm	124
8.2.7	M-LANE-SYNC.request	125
8.2.8	M-LANE-SYNC.confirm	126
8.2.9	M-LANE-BurstEnd.indication	126
8.2.10	Sequence of Service Primitives	126
8.3	M-TX-CTRL SAP and M-RX-CTRL SAP	127
8.3.1	M-CTRL-CFGGET.request	128
8.3.2	M-CTRL-CFGGET.confirm	128
8.3.3	M-CTRL-CFGSET.request	129
8.3.4	M-CTRL-CFGSET.confirm	129
8.3.5	M-CTRL-CFGREADY.request	130
8.3.6	M-CTRL-CFGREADY.confirm	130
8.3.7	M-CTRL-RESET.request	131
8.3.8	M-CTRL-RESET.confirm	131
8.3.9	M-CTRL-LINERESET.request	132
8.3.10	M-CTRL-LINERESET.indication	132
8.3.11	M-CTRL-LINERESET.confirm	132
8.3.12	M-CTRL-LCCReadStatus.indication	133
8.3.13	Sequence of Service Primitives	133
8.4	M-TX and M-RX Attributes	134
Annex A	Signaling Interface Description (normative)	151
A.1	One-Hot Coding of Control Symbols	151
A.2	The M-RX Signaling Interface	152
A.2.1	M-RX Signal Description	152
A.3	The M-TX Signaling Interface	159
A.3.1	M-TX Signaling Interface	160
A.4	Interface Usage Examples	163
A.4.1	Attribute Read from Shadow Memory and Effective Configuration	164
A.4.2	Attribute Write to Shadow Memory and Effective Configuration	164
A.4.3	Effective Configuration Single-step Update and Local Reset	165
A.4.4	Received LCC and LINE-RESET	166
A.4.5	HS Data Reception with 20-bit RX_Symbol Bus	168
A.4.6	TX_LineReset Behavior	169
A.4.7	HS Transmission on 20-bit TX_Symbol Bus with Data Throttled by Protocol Layer	170
A.4.8	HS Transmission on 20-bit TX_Symbol Bus with Data Throttled by M-TX	171

Annex B	Recommended Test Functionality (informative)	173
B.1	Test Pattern Generation	173
B.1.1	General Transmitter Test Approach	173
B.1.2	Test Patterns	174
B.1.3	Signaling Type and Speed	174
B.1.4	Continuous vs. Burst Modes	174
B.1.5	Disconnect	175
B.1.6	Configuration	175
B.2	Test Pattern Verification	175
B.2.1	General Receiver Test Approach	175
B.2.2	Loopback Mode	175
B.2.3	Receiver Pattern Checking	176
B.2.4	Receiver Configuration – Termination	177
B.3	Interoperability Testing	177
Annex C	SI Dithering (informative)	179
C.1	Dither Method	179
C.1.1	Dither Magnitude	180

Figures

Figure 1	M-PHY Lane Example	20
Figure 2	Example Lane Configuration with Media Converter	21
Figure 3	Example I/O Termination.	22
Figure 4	PWM Bit Waveforms and Bit Stream Example.	23
Figure 5	Functional Options for MODULEs in Type-I and Type-II M-PORTs	25
Figure 6	Running Disparity (RD) State Diagram	28
Figure 7	State Diagram for Type-I M-TX MODULEs.	30
Figure 8	State Diagram for Type-I M-RX MODULEs	31
Figure 9	State Diagram for Type-II M-TX MODULEs	32
Figure 10	State Diagram for Type-II M-RX MODULEs	33
Figure 11	Relationship between Global States	34
Figure 12	Entry and Exit of HIBERN8.	35
Figure 13	BURST-SAVE: Detailed Sub-FSM	37
Figure 14	HS-MODE BURST Operation	41
Figure 15	Bidirectional SYS-BURST Clocking Example	43
Figure 16	Sub-state Machine of M-TX for LINE-CFG	45
Figure 17	Sub-state Machine of the M-RX for LINE-CFG	45
Figure 18	Format of Different LCC Frames on the LINE	48
Figure 19	Re-Configuration Trigger after LINE-CFG	49
Figure 20	Configuration Flow Diagram	50
Figure 21	Configuration Steps for LANE.	51
Figure 22	Configuration Steps for LANE including Media Converters.	52
Figure 23	Multilane Operation in UniPro and DigRF	53
Figure 24	.LOOPBACK Configuration	54
Figure 25	M-TX PIN Voltages, PIN Currents, and Reference Loads	56
Figure 26	M-TX Signal Levels	57
Figure 27	Ideal Single-ended and Differential Signals	58
Figure 28	Measurement Setup for Single-ended Output Resistance	59
Figure 29	Template for differential Transmitter Return Loss SDD_{TX}	61
Figure 30	Impact of Signal Skew on Common-mode	64
Figure 31	Impact of Output Signal Mismatch on Common-mode Voltage	65
Figure 32	Differential Transmit Eye Diagram	67

Figure 33	Common-mode Power Spectral Magnitude Limit	68
Figure 34	TX Minor and Major Duration in a PWM Signal	71
Figure 35	PIN Voltages and PIN Currents of an M-RX.	75
Figure 36	M-RX Implementation Example	76
Figure 37	Template for Differential Receiver Return Loss SDD_{RX}	79
Figure 38	Receiver Eye Diagram	82
Figure 39	Receiver Pulse Width	82
Figure 40	RX Minor and Major Duration in a PWM Signal	84
Figure 41	Pulse Rejection and Non-squelch State Detection	89
Figure 42	Point-to-Point Interconnect	92
Figure 43	Setup for S-parameter Characterization of M-RX, M-TX, and LINE	94
Figure 44	Template for Differential Insertion Loss for HS-GEAR1 and PWM GEARS.	95
Figure 45	Template for Differential Return Loss at Both Ports	96
Figure 46	Inter-Line Common-mode Cross-Coupling Template	97
Figure 47	Simulation Environment for Characterizing LINE	98
Figure 48	Eye Margins from LINE Simulation Results	99
Figure 49	LANE with an OMC	100
Figure 50	OMC State Diagram (based on Type-I M-RX)	101
Figure 51	DIF-Z OMC Implementation	103
Figure 52	Electrical Specification Test Points	104
Figure 53	HS-BURST Entry.	106
Figure 54	OMC WRITE Function	110
Figure 55	OMC READ Function	113
Figure 56	M-PORT Protocol Interface	117
Figure 57	Sequence of Primitives at M-TX-DATA SAP and M-RX-DATA SAP	127
Figure 58	Sequence of Service Primitives at M-TX-CTRL SAP and M-RX-CTRL SAP.	134
Figure 59	M-RX Signal Interfaces Diagram.	152
Figure 60	M-TX Signal Interfaces Diagram.	160
Figure 61	Interface Behavior for Attribute Read Operations	164
Figure 62	Interface Behavior for Attribute Write Operations	165
Figure 63	Interface Behavior for RX_CfgUpdt and RX_Reset	166
Figure 64	Interface Behavior for LCC Command and LINE-RESET	167
Figure 65	Example 20-bit Interface Behavior for HS Data Reception.	168

Figure 66	Interface Behavior for a TX_LineReset Command	169
Figure 67	Interface Behavior for HS Transmission with Protocol Layer Throttling Data . . .	170
Figure 68	Interface Behavior for HS Transmission with M-TX Throttling Data.	171
Figure 69	Transmitter Test Setup	174
Figure 70	Dithering Circuit Example	179

Tables

Table 1	LINE Conditions and Resulting LINE States.	21
Table 2	5b6b Sub-Block Data Encoding.	26
Table 3	3b4b Sub-Block Data Encoding.	26
Table 4	Control Symbols.	27
Table 5	Valid Data Symbols for SYNC Sequence	38
Table 6	PREPARE and SYNC Attribute and Dependent Parameter Values	40
Table 7	Summary of BURST Closure Conditions	41
Table 8	HS-BURST: RATE Series and GEARS.	42
Table 9	PWM-BURST GEARS.	42
Table 10	LINE-RESET & HIBERN8 Timer Values.	44
Table 11	LCC Definition.	46
Table 12	FUNCTIONs and their Abbreviations	55
Table 13	M-TX Reference Parameters	57
Table 14	Common M-TX Parameters	61
Table 15	HS-TX Parameters	69
Table 16	PWM-TX Parameters	72
Table 17	SYS-TX Parameters	74
Table 18	M-RX Reference Parameters	76
Table 19	Common M-RX Parameters.	79
Table 20	HS-RX Parameters	83
Table 21	PWM-RX Parameters.	86
Table 22	SYS-RX Parameters	87
Table 23	SQ-RX Parameters	89
Table 24	PIN Parameters.	91
Table 25	Interconnect Parameters	93
Table 26	POR Timing	103
Table 27	LINE-RESET Timing Parameters	104
Table 28	Galvanic Connection Specification (informative)	104
Table 29	Signaling Delay	105
Table 30	HS-BURST Entry.	106
Table 31	Optical Media Converter (OMC) Jitter Budget	107
Table 32	OMC Line Control Codes	109
Table 33	LCC-WRITE-ATTRIBUTE.	111
Table 34	LCC-READ-CAPABILITY Supported Capabilities Bit Definitions.	113
Table 35	LCC-READ-MFG-INFO-A/B Byte Map.	115

Table 36	OMC M-PHY Conformance	115
Table 37	M-TX-DATA SAP Service Primitives.	118
Table 38	M-RX-DATA SAP Service Primitives	118
Table 39	Parameters of M-TX-DATA SAP and M-RX-DATA Service Primitives.	119
Table 40	Parameters for the M-LANE-SYMBOL.request Primitive	119
Table 41	Parameters for the M-LANE-SYMBOL.indication Primitive	121
Table 42	Parameters for the M-LANE-SYMBOL.confirm Primitive.	123
Table 43	Parameters for M-LANE-SYNC.request Primitive	125
Table 44	M-TX-CTRL SAP Service Primitives	127
Table 45	M-RX-CTRL SAP Service Primitives	127
Table 46	Parameters of M-TX-CTRL SAP and M-RX-CTRL SAP Service Primitives	128
Table 47	M-TX Capability Attributes	136
Table 48	M-TX Configuration Attributes	137
Table 49	M-TX Status Attributes	142
Table 50	OMC Write-only Attributes	142
Table 51	M-RX Capability Attributes.	143
Table 52	M-RX Configuration Attributes	145
Table 53	M-RX Status Attributes	147
Table 54	OMC Status Attributes	148
Table 55	One-Hot Coding of Control Symbols.	151
Table 56	M-RX-CTRL Interface Signals	153
Table 57	M-RX-DATA Interface Signals	155
Table 58	M-RX Test Extensions	159
Table 59	M-TX-CTRL Interface Signals	160
Table 60	M-TX-DATA Interface Signals	161
Table 61	M-TX Test Extensions	163
Table 62	Dithering Ranges	180

Release History

Date	Release	Description
2008-08-29	v0.10.00	• Initial release
2008-09-19	v0.20.00	• First JEDEC release
2008-11-25	v0.30.00	• Second JEDEC release
2009-02-05	v0.70.00	• Third JEDEC release
2009-09-11	v0.71.00	• WG voting release
2009-12-29	v0.80.00	• WG voting release

1 Introduction

- 1 This document describes a serial interface technology with high bandwidth capabilities, which is particularly developed for mobile applications to obtain low pin count combined with very good power efficiency. It is targeted to be suitable for multiple protocols, including UniProSM and DigRFSM v4, and for a wide range of applications.
- 2 The M-PHY specification features the following aspects:
 - 3 • BURST mode operation for improved power efficiency
 - 4 • Multiple transmission modes with different bit-signaling and clocking schemes intended for different bandwidth ranges to enable better power efficiency over a huge range of data rates
 - 5 • Multiple transmission speed ranges/rates per BURST mode to further scale bandwidth to application needs and for mitigation of interference problems. Rates for high-speed mode are fixed, for low-speed modes they are flexible within ranges
 - 6 • Multiple power saving modes, where power consumption can be traded-off against recovery time
 - 7 • Symbol coding (8b10b) for spectral conditioning, clock recovery, and in-band control options for both PHY and Protocol level.
 - 8 • Clocking flexibility: designed to be able to operate with independent local reference clocks at each side, but suitable to exploit the benefits of a shared reference clock
 - 9 • Optical friendly: enables low-complexity electro-optical signal conversion and optical data transport inside the interconnect between MODULEs
 - 10 • Distance: optimized for short interconnect (<10 cm) but extendable to a meter with good quality interconnect or even further with optical converters and optical waveguides.
 - 11 • Configurability: differences in supported functionality (to reduce cost) and tune for best performance (implementation) without hampering interoperability

1.1 Scope

- 12 This document specifies unidirectional LANEs and its individual parts, as building blocks for composition of a dual-simplex LINK by application protocols. An M-PHY implementation allows one or more LANEs in each direction, allows differences in optional functionality between LANEs, allows different momentary operating modes between LANEs, and allows asymmetry in amount of LANEs and LANE properties for the two directions of the dual-simplex LINK. Protocols applying M-PHY technology may have different LANE constraints and choose different operation control and data striping/merging solutions. Therefore, this document provides the features to enable LINK composition, but does not specify how multiple transmitters and receivers are combined into a PHY-unit for a certain LINK composition. Each LANE has its own interface to the Protocol Layer.
- 13 MODULEs can disclose their capabilities and do contain several configurable parameters in order to allow differentiation on supported functionality and tune for best performance without hampering interoperability. Therefore, protocols need to support some configuration mechanism to determine and define the operational settings. Most flexible is an auto-discovery negotiation protocol to determine the commonly-supported settings of the Physical Layer which are most desirable for running the application. M-PHY supports this, but does not include the configuration protocol itself. Alternatively, the protocol may directly program the required settings if there is predetermined higher system knowledge about which MODULEs are present at both ends of that LINK.

1.2 Purpose

- 14 Mobile devices face increasing bandwidth demands for each of its functions as well as an increase of the number of functions integrated into the system. This requires wide bandwidth, low-pin count (serial) and highly power-efficient (network) interfaces that provides sufficient flexibility to be attractive for multiple

applications, but which can also be covered with one physical layer technology. M-PHY is the successor of D-PHY, requiring less pins and providing more bandwidth per pin (pair) with improved power efficiency.

2 Terminology

- 15 The MIPI Alliance has adopted Section 13.1 of the IEEE Specifications Style Manual, which dictates use of the words “shall”, “should”, “may”, and “can” in the development of documentation, as follows:
- 16 The word *shall* is used to indicate mandatory requirements strictly to be followed in order to conform to the Specification and from which no deviation is permitted (*shall* equals *is required to*).
- 17 The use of the word *must* is deprecated and shall not be used when stating mandatory requirements; *must* is used only to describe unavoidable situations.
- 18 The use of the word *will* is deprecated and shall not be used when stating mandatory requirements; *will* is only used in statements of fact.
- 19 The word *should* is used to indicate that among several possibilities one is recommended as particularly suitable, without mentioning or excluding others; or that a certain course of action is preferred but not necessarily required; or that (in the negative form) a certain course of action is deprecated but not prohibited (*should* equals *is recommended that*).
- 20 The word *may* is used to indicate a course of action permissible within the limits of the Specification (*may* equals *is permitted*).
- 21 The word *can* is used for statements of possibility and capability, whether material, physical, or causal (*can* equals *is able to*).
- 22 All sections are normative, unless they are explicitly indicated to be informative.

2.1 Definitions

- 23 BURST Sequence of 8b10b encoded data transmission delimited by and including a HEAD-OF-BURST and TAIL-OF-BURST.
- 24 COMMA Non-data symbol which can not be found at any bit position within any combination of other valid symbols
- 25 DIF-N LINE state with negative differential voltage ($V_{DP} - V_{DN}$) across the PINs driven by M-TX
- 26 DIF-P LINE state with positive differential voltage ($V_{DP} - V_{DN}$) across the PINs driven by M-TX
- 27 DIF-Q LINE state when both M-TX and M-RX can be high-impedance resulting in undriven lines with an undefined LINE state
- 28 DIF-X Indication that LINE state can be either DIF-P or DIF-N, but nothing else
- 29 DIF-Z LINE state with high-impedance M-TX output while M-RX maintains a zero differential LINE voltage ($V_{DP} - V_{DN}$) below the squelch threshold
- 30 DISABLED MODULE state when it is powered but not enabled
- 31 FILLER Non-data symbol(s) inserted when no data is provided by the protocol during a BURST
- 32 FLAG Control signal that indicates the occurrence of a certain event
- 33 FRAME Series of SYMBOLs separated by MARKERS.
- 34 GEAR Speed range (PWM) or fixed RATEs (HS) of communication in LS or HS mode. Each HS GEAR includes two RATEs which differ about 15% for mitigation of EMI.

- 35 **HEAD-OF-BURST** Period between exiting standby states STALL or SLEEP until the first MARKER0 in a BURST, indicating start of payload data
- 36 **HIBERN8** Deepest low-power state without loss of configuration information
- 37 **HS-BURST** Transmission of payload data at high-speed (Gbps) in NRZ bit format and using 8b10b coding
- 38 **HS-GEAR** GEAR in HS-MODE
- 39 **HS-MODE** High-Speed operation loop consisting of STALL and HS-BURST
- 40 **INIT** LANE state before transmission of an LCC
- 41 **LANE** A LANE is a unidirectional point-to-point differential serial connection, consisting of an M-PHY transmitter (M-TX), an M-PHY receiver (M-RX), and a LINE.
- 42 **LINE** Differential point-to-point interconnect between the PINs of M-TX and M-RX. The interconnect may include optical media converters and optical waveguide.
- 43 **LINE-CFG** LANE state to exchange configuration parameters with Media Converters
- 44 **LINE-RESET** Reset via the LINE by means of the exceptional signal condition of a long DIF-P
- 45 **LINK** One or more PHY LANES in each direction plus an additional LANE management layer that provides a bidirectional data transport means, agnostic to the actual LANE composition.
- 46 **LS-BURST** Type-I: PWM-BURST
Type-II: SYS-BURST
- 47 **LS-MODE** Type-I: Combination of SLEEP, PWM-BURST, INIT, and LINE-CFG states.
Type-II: Combination of SLEEP and SYS-BURST states
- 48 **MARKER** Non-data symbol, used for protocol related control purposes
- 49 **MODE** Indicates either HS-MODE or LS-MODE
- 50 **MODULE** Indication for either an M-TX or M-RX
- 51 **M-PORT** Combination of MODULEs at one side of a LINK
- 52 **PAYLOAD** BURST without HOB and TOB. PAYLOAD may consist of multiple FRAMES
- 53 **PIN** A point of external physical electrical connection for a component. Examples of a “PIN” may include (but are not limited to) a BGA ball, QFP lead, or solder pad
- 54 **POWERED** Any LANE or MODULE state when power supply is available
- 55 **PREPARE** First part of the HOB after exiting STALL or SLEEP up to but not including the SYNC sequence
- 56 **PWM** Bit modulation scheme carrying the data information in the duty-cycle, and explicit clock information in the period
- 57 **PWM-BURST** Transmission of a LS-BURST in pulse-width modulated bit format and using 8b10b coding
- 58 **RATE** Exact speed of communication in a certain mode in kbps, Mbps, or Gbps
- 59 **SAVE** Set of power saving states STALL, SLEEP, HIBERN8, DISABLED, and UNPOWERED

- 60 SLEEP Power saving state used with PWM-BURSTs and SYS-BURSTs
- 61 STALL Power saving state between HS-BURSTs with fast recovery time
- 62 SUB-LINK One or more LANES in the same direction as fraction of a LINK
- 63 SYMBOL-INTERVAL
 10 UI period for the transmission of one symbol
- 64 SYNC An 8b10b symbol sequence with high edge-density intended for fast phase alignment
- 65 SYS-BURST Transmission of a LS-BURST synchronous at the SysClk rate. Only possible for shared SysClk applications
- 66 TAIL-OF-BURST
 End-of-payload MARKER2 plus the period to return and settle to unterminated state
- 67 UNIT-INTERVAL
 Nominal length of one bit
- 68 UNPOWERED
 MODULE state when the power supply is removed

2.2 Abbreviations

- 69 e.g. For example

2.3 Acronyms

- 70 b0, b1 Bit with logical value “0” or “1”, respectively. The signaling format depends on operating MODE. A prefix indicating the MODE is occasionally used for clarification, e.g. PWM-b0.
- 71 CFG Configuration
- 72 FLR FILLER symbol
- 73 FSM Finite State Machine
- 74 HOB HEAD-OF-BURST
- 75 HS High-Speed
- 76 LCC LINE Control Command
- 77 LS Low-Speed
- 78 LSb Least Significant bit
- 79 MC Media Converter
- 80 MC-RX Media Converter Receiver
- 81 MC-TX Media Converter Transmitter
- 82 MIPI Mobile Industry Processor Interface
- 83 MK# Short indicator for MARKER symbols
- 84 MSb Most Significant bit
- 85 M-RX M-PHY electrical Receiver
- 86 M-TX M-PHY electrical Transmitter

87	NRZ	Non-Return-to-Zero
88	O-RX	Optical Receiver
89	O-TX	Optical Transmitter
90	PIF	Protocol InterFace
91	PWM	Pulse-Width-Modulation
92	RDS	Running Digital Sum
93	SAP	Service Access Primitive (defining interactions with Protocol Layer)
94	SECDED	Single Error Correction, Double Error Detection
95	SI	Symbol Interval
96	SYS	SYstem-clock Synchronous
97	TOB	TAIL-OF-BURST
98	UI	Unit Interval

3 References

- 99 [IBM01] Widmer, A. X.; Franaszek, P. A., “A DC-Balanced, Partitioned-Block, 8B/ 10B Transmission Code”, *IBM Journal of Research. Development*, VOL. 27, NO. 5, September 1983
- 100 [INC01] INCITS/TR-35:2004, *Fibre Channel – Methodologies for Jitter and Signal Quality Specification – MJSQ*, Working Draft, T11.2/ Project 1316-DT/ Rev 14.1, <<http://www.t11.org>>, InterNational Committee for Information Technology Standards, 5 June 2005

4 Architecture and Operation

101 This section specifies the concept, communication principles, signaling schemes, interface structure and operation of M-PHY interfaces.

4.1 PIN, LINE, LANE, SUB-LINK, and M-PORT

102 A LANE is a unidirectional, single-signal, physical transmission channel used to transport information from point A to point B. A LANE consists of an M-PHY transmitter (M-TX), an M-PHY receiver (M-RX), and a LINE, which is the point-to-point interconnect between the M-TX and M-RX. An M-TX or M-RX has only one differential electrical output or input LINE interface, respectively, which corresponds with two signaling PINs for each MODULE. The PINs are individually denoted as DP and DN, where DP is defined as the positive node of the differential signal. An optional prefix, TX or RX, can be used to indicate the M-TX or M-RX PINs, respectively. Specifications in this document are defined at the PINs of the M-TX and M-RX, and PINs-to-PINs through the LINE. Figure 1 illustrates the relationship between different parts of an M-PHY LINK.




Figure 1 M-PHY Lane Example

103 In the case of a galvanic interconnect, the LINE consists of two differentially-routed wires connecting the LINE interface PINs of the M-TX and M-RX. Typically, these wires are transmission lines. LINE characteristics are specified in Section 6. A LANE may contain converters to other transmission media, such as optical fiber. For data transfer purposes, such a LANE might be considered as a black box with end-to-end signal transfer requirements defined at the PINs. Additionally, for advanced configuration functions interaction between MODULEs and Media Converters is supported. Figure 2 shows the setup of a LANE with Media-Converters (MC-TX / MC-RX) in the LINE.




Figure 2 Example Lane Configuration with Media Converter

- 104 An interface based on M-PHY technology shall contain at least one LANE in each direction. There are no symmetry requirements from an M-PHY perspective for the number of LANES in each direction.
- 105 All LANES in the same direction within a LINK are denoted as SUB-LINKs. Two SUB-LINKs with opposite directions plus additional LANE management, which provides bidirectional data transport functionality agnostic to the actual LANE composition, is called a LINK. A set of M-TXs and M-RXs in a device that compose one interface port is denoted as an M-PORT.
- 106 This document specifies LANES and their individual parts including M-TX, M-RX, interconnect, and optionally Media Converters. Furthermore, this specification sets some boundary conditions for M-TX and M-RX inside a single M-PORT, which puts some constraints for the usage of LANES within SUB-LINKs. This document does not specify the LANE management function in order to allow maximum flexibility of LANE exploitation by protocols. Therefore, the composition of LANES in the two SUB-LINKs and the specification of LANE management, which completes the LINK, is left to protocols applying M-PHY technology.

4.2 LINE States

- 107 M-PHY technology exploits only differential signaling. a LINE can show the following states:
- 108 • A positive differential voltage, driven by the M-TX, which is denoted by LINE state DIF-P
 - 109 • A negative differential voltage, driven by the M-TX, which is denoted by LINE state DIF-N
 - 110 • A weak zero differential voltage, maintained by M-RX, which is denoted by LINE state DIF-Z
 - 111 • An unknown, floating LINE voltages, or no LINE drive, which is denoted by LINE state DIF-Q
- 112 Table 1 list all possible LINE conditions with the resulting LINE state

Table 1 LINE Conditions and Resulting LINE States

Differential LINE Voltage	M-TX Output Impedance	M-RX Input Impedance	LINE State Set by	LINE State Name
Positive	Low	Any	M-TX	DIF-P
Negative	Low	Any	M-TX	DIF-N
Zero	High	Medium	M-RX	DIF-Z
Unknown or floating	High	High	None	DIF-Q

- 113 For data transmission, only DIF-P and DIF-N are exploited. DIF-Z can only occur during power-up and power-saving states. DIF-Q can only occur when both sides of the LANE are not powered. DIF-X is used as an alias to denote that the LINE state can be either DIF-P or DIF-N.

- 114 The transition point between DIF-N or DIF-Q, and DIF-Z is defined by the squelch threshold level, which is positioned between the DIF-N and DIF-Z electrical LINE levels (Section 5.2.6). Trivially, the transition point between DIF-P and DIF-N is defined at the zero-crossing of the differential signal.

4.2.1 Termination Scheme

- 115 An M-TX shall terminate both wires in the LINE with a characteristic impedance R_{TERM} during any DIF-P or DIF-N state, both differentially as well as common-mode with respect to ground.
- 116 An M-RX does not always terminate the LINE, but certain options such as HS-MODE require support for terminated operation. Therefore, an M-RX including these options shall include a switchable differential LINE termination.
- 117 The M-RX termination condition are optionally indicated in the electrical parameter and LINE state name by a subscript RT (Resistively Terminated) or NT (Not Terminated). For example, DIF-P_{RT} is a DIF-P state with receiver termination enabled.
- 118 Figure 3 shows an example I/O scheme to illustrate how the LINE states can occur. The electrical characteristics of LINE states and terminations are specified in Section 5.




Figure 3 Example I/O Termination

4.2.2 Drive Levels

- 119 All communication is based on low-swing, DC-coupled, differential signaling. The LINE driver in the M-TX may support two drive strengths, resulting in different signal amplitudes. Large Amplitude (LA) is about 400 mV_{PK_NT} (and roughly 200 mV_{PK_RT}), while the Small Amplitude (SA) is about 240 mV_{PK_NT} (and roughly 120 mV_{PK_RT}). Drivers can support either one of these two, or both, amplitudes. If both amplitudes are supported Large Amplitude shall be the default configuration setting. Detailed electrical level specifications are provided in Section 5. An M-RX is able to receive both amplitudes if an appropriate interconnect is used according to the specifications in Section 6. Drive levels are optionally indicated in parameter names by a subscript “LA” or “SA”.

4.3 Signaling Schemes

- 120 M-PHY technology exploits two different signaling schemes for transmission of bits, which are conceptually described in the following sections. Detailed parameter value specifications are provided in Section 5.

4.3.1 Non-Return-to-Zero (NRZ)

- 121 For NRZ, each bit is represented by a period of either DIF-P or DIF-N, corresponding to a binary one or a binary zero, respectively. All bits are directly concatenated and have equal length.

4.3.2 Pulse Width Modulation

- 122 The Pulse Width Modulation (PWM) scheme has self-clocking properties. Each bit consists of a combination of two sub-phases, a DIF-N followed by a DIF-P. One of the two sub-phases is longer than the other: $T_{\text{PWM_MAJOR}} > T_{\text{PWM_MINOR}}$, depending upon whether a binary one, or binary zero is being sent. The binary information is in the ratio of the duration of the DIF-N and DIF-P states. If the LINE state is DIF-P for the majority of the bit period, the bit is a binary one (PWM-b1). If the LINE state is DIF-N for the majority of the bit period, the bit is a binary zero (PWM-b0).
- 123 Each bit period contains two edges, where the falling edge is at a fixed position and the rising edge position is modulated. This means that the PWM bit stream explicitly contains a bit clock with period T_{PWM} which equals the duration of one bit. The bit waveforms for this signaling technique are shown in Figure 4.




Figure 4 PWM Bit Waveforms and Bit Stream Example

- 124 M-PHY technology utilizes PWM signaling with FIXED-RATIO and FIXED-MINOR format. For the FIXED-RATIO format, the durations of $T_{\text{PWM_MAJOR}}$ and $T_{\text{PWM_MINOR}}$ are ideally two-thirds and one-third of the bit period, respectively. For the FIXED-MINOR format, the duration of $T_{\text{PWM_MINOR}}$ is specified as an absolute time duration, while $T_{\text{PWM_MAJOR}}$ scales with the bit period. The latter format is utilized for very low baud rates (PWM-G0).

4.4 Overview of Concept, Features, and Options

- 125 This document encompasses the full specification of LANEs, including transmitters (M-TX) and receivers (M-RX), and interconnect (LINE), to support the required set of data transmission, power saving, and control states. Furthermore, this document defines some constraints on options and operation between transmitter and receiver MODULEs within a single M-PORT.
- 126 A MODULE is specified by the characteristics that can be observed on its PINs. Therefore, M-TX and M-RX operation is fully characterized by the sequence of LINE states. All allowed sequences of LINE states are structured into MODULE states and modes, which are specified by means of state machines in subsequent sections. The detailed electrical characteristics of LINE states and LINE state transitions are covered in Section 5.

- 127 Data transfer occurs in BURSTS, which can be either in High-Speed mode (HS-MODE) or Low-Speed mode (LS-MODE).
- 128 There are two fundamentally different types of M-PORTs, denoted as Type-I and Type-II depending on which signaling scheme is used in LS-MODE. A Type-I M-PORT employs PWM signaling, while a Type-II M-PORT uses system-clock synchronous NRZ signaling (denoted by “SYS”). This implies differences in the LINE states and state machines for the M-TX and M-RX as well as in the LINE performance constraints. Therefore, PWM and SYS signaling are mutually exclusive, and only one of the two signaling schemes shall be selected for an application. Note that Type-II requires a shared reference clock between the two ends of the LINE. A Type-I M-PORT shall be able to operate with independent local clock references on each side of the LINK (plesiochronous operation). Although Type-I does not require a shared clock reference, it may exploit the benefits of a shared reference clock if available. A LANE with Type-I M-PORTs allow for media converters in the LINE. Note that Type-I and Type-II M-PORTs are not interoperable. However, implementations may support both type of M-PORTs in order to enable hardware reuse.
- 129 This document specifies mandatory functionality applicable to all MODULEs, optional functionality that can be selected and mandated by the protocol, and optional functionality of implementor’s choice which shall not be mandated by any protocol that applies M-PHY technology.
- 130 All MODULEs in an M-PORT shall support LS-MODE, utilizing either the PWM or SYS signaling scheme depending on the M-PORT type. For PWM signaling (Type-I), there are multiple GEARS to cover different speed ranges. The default (mandatory) GEAR for Type-I is PWM-G1, ranging from 3 to 9 Mbps. There are six GEARS with incremental 2x higher speed ranges (PWM-G2 to G7), and one GEAR below the default speed range (PWM-G0).
- 131 MODULE functionality can be optionally expanded with HS-MODE. HS-MODE includes a default GEAR (HS-G1) and two optional GEARS (HS-G2 and HS-G3) at incremental 2x higher rates. Each GEAR includes two baud rates for EMI mitigation reasons, e.g. HS-G1 supports 1.25 Gbps and 1.45 Gbps. For the two M-PORT types, HS-MODEs are functionally equal, and very similar regarding signal specifications. However, they might need to operate with different reference clock conditions (shared-clock versus plesiochronous).
- 132 Support for an optional GEAR in either HS-MODE or LS-MODE requires support for all GEARS below it, down to the default GEAR of that mode. PWM-G0 is independently optional for Type-I MODULEs.
- 133 The M-RX shall terminate the LINE in HS-BURST for default configuration while it shall leave the LINE unterminated for all other states. Optionally, HS-BURST may be operated without termination for selected GEARS, while LS-BURST may be operated with termination for selected GEARS. Capabilities and settings for each GEAR are handled by configuration, which is specified in Section 4.8. During power-saving states the M-RX shall leave the LINE unterminated.
- 134 An M-TX can have two different drive strengths, which implies a large amplitude or a small amplitude on the PINs. An M-TX shall support at least one of the two possible drive strengths. The drive strength setting holds for all operating states simultaneously, so changing it adapts the signaling levels of all LINE states. An M-TX that supports both drive strengths shall use Large Amplitude as the default setting.
- 135 The different options are depicted in Figure 5, where the selected set of options of every M-TX and M-RX shall map onto a contingent part of the figure. The different types result in two option diagrams (and two state machines) intended for different applications.
- 136 The functional options like supported modes, GEARS, and I/O settings shall be available for read-out in a capability registry for configuration purposes. In combination with a configuration protocol of a higher level specification, this enables interoperability between M-PORTs of the same type, while allowing operation up to the highest commonly supported GEAR and the most optimal commonly supported settings. This configuration process is conceptually specified in Section 4.8.1.

- 137 Besides functional options, there are also a number of programmable parameters. These parameters shall not be mandated or defined at a fixed value by the protocol or application specifications. They are meant only for design and performance optimizations. Examples of this are programmable Slew-Rate-Control for HS-MODE and programmable timer intervals to optimize timing for actual LINE length, Media Converters, and PHY transceiver hardware capabilities. The complete list of options and programmable parameters can be found in Section 8.2.




Figure 5 Functional Options for MODULEs in Type-I and Type-II M-PORTs

4.5 Line Coding

- 138 All information communicated inside BURST states shall be 8b10b encoded according to the data and control symbols assignments prescribed in this section.

4.5.1 Data Symbols

- 139 The coding of each byte consist of a 5b6b and a 3b4b sub-block encoding. The bits in a data byte are indicated by the capital letters HGFEDCBA. The five data bits “EDCBA” shall encode into a 6-bit sub-block “abcdei”, according to Table 2. The three data bits “HGF” shall encode into the 4-bit sub-block “fghj”, according to Table 3. Several 5b and 3b sub-blocks have two complimentary encoded representations with opposite disparity. The representation with the disparity sign opposite to the running disparity shall be applied for DC balance. For more information on disparity control, see Section 4.5.3.1.

Table 2 5b6b Sub-Block Data Encoding

Input Data		RD = -1	RD = +1	Input Data		RD = -1	RD = +1
Symbol	EDCBA	abcdei		Symbol	EDCBA	abcdei	
D.00	00000	100111	011000	D.16	10000	011011	100100
D.01	00001	011101	100010	D.17	10001	100011	
D.02	00010	101101	010010	D.18	10010	010011	
D.03	00011	110001		D.19	10011	110010	
D.04	00100	110101	001010	D.20	10100	001011	
D.05	00101	101001		D.21	10101	101010	
D.06	00110	011001		D.22	10110	011010	
D.07	00111	111000	000111	D/K.23	10111	111010	000101
D.08	01000	111001	000110	D.24	11000	110011	001100
D.09	01001	100101		D.25	11001	100110	
D.10	01010	010101		D.26	11010	010110	
D.11	01011	110100		D/K.27	11011	110110	001001
D.12	01100	001101		D.28	11100	001110	
D.13	01101	101100		K.28	11100	001111	110000
D.14	01110	011100		D/K.29	11101	101110	010001
D.15	01111	010111	101000	D/K.30	11110	011110	100001

Table 3 3b4b Sub-Block Data Encoding

Input		RD ³ = -1	RD ³ = +1	Input		RD ³ = -1	RD ³ = +1
Symbol	HGF	fghj ³		Symbol	HGF	fghj ³	
D.x.0	000	1011	0100	K.x.0	000	1011	0100
D.x.1	001	1001		K.x.1 ²	001	0110	1001
D.x.2	010	0101		K.x.2 ²	010	1010	0101
D.x.3	011	1100	0011	K.x.3	011	1100	0011
D.x.4	100	1101	0010	K.x.4	100	1101	0010
D.x.5	101	1010		K.x.5 ²	101	0101	1010
D.x.6	110	0110		K.x.6 ²	110	1001	0110
D.x.P7 ¹	111	1110	0001				
D.x.A7 ¹	111	0111	1000	K.x.7 ^{1,2}	111	0111	1000

1. For D.x.7 there is a Primary (D.x.P7) and an Alternate (D.x.A7) coding. The Alternate encoding shall be selected if the Primary coding combined with the preceding 5b/6b code results in five or more consecutive zeroes or ones. Sequences of five identical bits are only used in comma codes for synchronization issues. This implies that D.x.A7 shall only be used for x=17, x=18, and x=20 when RD=-1 and for x=11, x=13, and x=14 when RD=+1. With x=23, x=27, x=29, and x=30, the Alternate code represents the control codes K.x.7. Any other x.A7 code can't be used as it would result in chances for mis-aligned comma sequences.
2. The alternate encoding for the K.x.y codes with disparity 0 allow for K.28.1, K.28.5, and K.28.7 to be "comma" codes that contain a bit sequence that can't be found elsewhere in the data stream.
3. For selection of the correct 3b4b sub-block representation, the RD shall be evaluated including the preceding 5b6b sub-block, which is part of the same symbol

4.5.2 Control Symbols

- 140 Control symbols are special symbols that do not occur in the data symbol set, that can be used for embedded control features during BURSTS. Table 4 lists all control codes of the 8b10b code set. M-PHY technology exploits four control codes, namely K28.1, K28.3, K28.5, and K28.6. Their functions are briefly mentioned in the table. Symbol K28.5 has comma properties, and shall be detected anywhere in the bitstream for symbol alignment. Details on usage of the codes can be found in Section 4.7. The remaining eight control codes are reserved and shall not be used in M-PORTs

Table 4 Control Symbols

Input		RD = -1		Name	Function
Symbol	HGF EDCBA	abcdei fghj	abcdei fghj		
K.28.0	000 11100	001111 0100	110000 1011	Reserved	
K.28.1 ¹	001 11100	001111 1001	110000 0110	FILLER	NOP
K.28.2	010 11100	001111 0101	110000 1010	Reserved	
K.28.3	011 11100	001111 0011	110000 1100	MARKER1	Protocol Separator
K.28.4	100 11100	001111 0010	110000 1101	Reserved	
K.28.5 ¹	101 11100	001111 1010	110000 0101	MARKER0	HEAD-OF-BURST; Start-of-FRAME
K.28.6	110 11100	001111 0110	110000 1001	MARKER2	TAIL-OF-BURST
K.28.7 ²	111 11100	001111 1000	110000 0111	Reserved	
K.23.7	111 10111	111010 1000	000101 0111	Reserved	
K.27.7	111 11011	110110 1000	001001 0111	Reserved	
K.29.7	111 11101	101110 1000	010001 0111	Reserved	
K.30.7	111 11110	011110 1000	100001 0111	Reserved	

1. Within the control symbols, K.28.1, K.28.5 are comma symbols. Comma symbols are used for synchronization (finding the alignment of the 8b and 10b codes within a bit-stream). K.28.7 has also comma properties, but sets constraints on the symbols around it. Because K.28.7 is not used, the unique comma sequences 0011111 or 1100000 cannot be found at any bit position within any combination of normal codes.
2. See note 2 for Table 3.

4.5.3 Running Disparity

- 141 The applied 8b10b transmission coding is a DC-balanced coding scheme. The Running-Disparity (RD) is the disparity between the number of ones and zeroes in the proceeding part of the BURST, where each one is

counted as +1 and each zero is counted as -1. RD tracking is necessary for correct encoding in the M-TX and error checking in the M-RX.

4.5.3.1 RD Characteristics and M-TX Coding Rules

- 142 In the absence of transmission errors, the RD stays within -3 and +3, while it always equals -1 or +1 at any of the 6b and 4b sub-block boundaries. All sub-blocks have a disparity of 0, -2, or +2. Sub-blocks with non-zero disparity have complementary representations with positive and negative disparity. In these cases, the representation with the disparity polarity opposite to the RD shall be used such that RD changes from -1 to +1 or vice versa at sub-block boundaries, and accumulation of disparity cannot occur. The starting value of the RD may be +1 or -1 for any BURST, but the M-TX shall follow the RD rules from the first SYNC symbol up to and including TAIL-OF-BURST (MARKER2).

4.5.3.2 M-RX Disparity Handling

- 143 Although decoding 8b10b does not require RD information, it is useful for error checking purposes. Therefore, the M-RX shall track the RD and flag per symbol to the protocol if an $|RD| > 1$ is observed at any sub-block boundary. An erroneous RD shall be clipped immediately to +1 or -1, which in most cases corresponds to the correct value, such that the RD tracking is immediately capable of detecting further RD errors in subsequent symbols (see Figure 6).
- 144 The RD shall be correctly set at any MARKER0 inside a BURST. Detected RD errors during the HEAD-OF-BURST shall not be reported to the protocol, as it is normal that bit errors occur during bit synchronization, and the M-RX is not symbol synchronized until the first MARKER0.




Figure 6 Running Disparity (RD) State Diagram

4.5.4 Bit Order and Binary Value

- 145 Throughout this document, the chronology for serial binary sequences and timing diagrams is from left (first in time) to right (last in time). Therefore, the notation for 8b10b symbols is “abcdeifghj”, where the “a” bit is transmitted first.
- 146 The notation of binary data values is MSb to LSb when reading from left to right. Data bytes are therefore indicated by “HGFEDCBA” where “H” is the MSb and A the LSb. This notation is used for payload data bytes as well as for configuration parameter values.
- 147 The multi-bit transformation of the coding tables causes the MSb and LSb to have no meaning on the 8b10b encoded serial bit stream.

4.6 PHY State Machines

- 148 The two types of M-PORTs result in two alternate state machines intended for different applications with different application boundary conditions. M-PORTs of different type are not interoperable.
- 149 Both state machines allow for LS-MODE and HS-MODE operation, each including a BURST data transmission and power saving state. Performance scalability can be achieved by use of these modes combined with GEARs within modes.
- 150 The main differences between the two state machines are the following:
- 151 • Signaling scheme for LS-BURST (PWM versus NRZ)
 - 152 • Support for Media Converters (MC) in the LINE.
 - 153 • Assumptions about availability of auxiliary signals (e.g. reference clock, reset)
- 154 High level commonalities between the two state-machines are the following:
- 155 • LS-MODE for transmission in the Mbps speed range
 - 156 • HS-MODE for transmission at Gbps rates
 - 157 • Individual power saving states SLEEP and STALL in LS-MODE and HS-MODE, respectively
 - 158 • Ultra-low power state HIBERN8
 - 159 • LINE controlled state switching between BURSTs and its power saving state
 - 160 • Protocol assisted configuration mechanism
- 161 Despite the high-level commonalities these aspects are not identical for the two types, and sometimes not even similar, e.g. LS-MODE with PWM versus SYS signaling.
- 162 The state-machines in a LANE are similar for M-TX and M-RX, however the state transition conditions are different from both perspectives. Therefore, separate state machines are provided for M-TX and M-RX.

4.6.1 State Machine for Type-I MODULEs

- 163 Specific features of Type-I MODULEs are the following:
- 164 • PWM self-clocked LS signaling
 - 165 • Operation with independent local reference clocks; may benefit from shared reference clock if available
 - 166 • No auxiliary signals required additional to the LANEs (fully embedded control)
 - 167 • Support for Media Converter devices in the LINE
- 168 State machines for Type-I M-TX and M-RX are shown in Figure 7 and Figure 8 and explained in the sections hereafter.




Figure 7 State Diagram for Type-I M-TX MODULES




Figure 8 State Diagram for Type-I M-RX MODULEs

4.6.2 State Machine for Type-II MODULEs

169 Specific features of Type-II MODULEs are the following:

- 170** • System-Clock-Synchronous LS signaling (SYS)
- 171** • Requires availability of a shared reference clock
- 172** • Some state transitions require additional auxiliary control signals next to the LANEs (control is not fully embedded)

173 State machines for Type-II M-TX and M-RX are shown in Figure 9 and Figure 10 and explained in the sections hereafter.




Figure 9 State Diagram for Type-II M-TX MODULES




Figure 10 State Diagram for Type-II M-RX MODULEs

4.6.3 State Machine Structure and State Categories

Each state machine encompasses two operating modes, HS-MODE and LS-MODE, each including a data transmission state (BURST) and a power saving (SAVE) state. STALL is the SAVE state of HS-MODE, and SLEEP of LS-MODE. The BURST state of LS-MODE is denoted as PWM-BURST for Type-I and SYS-BURST for Type-II MODULEs, in alignment with the signaling scheme. LINE-CFG is an LS-MODE state for Type-I MODULEs only. Each mode has the following states:

- 175 • HS-MODE = STALL + HS-BURST
- 176 • LS-MODE (Type-I MODULEs) = SLEEP + PWM-BURST + LINE-CFG
- 177 • LS-MODE (Type-II MODULEs) = SLEEP + SYS-BURST

Therefore, each state machine includes only two BURST states. MODULEs may support LS-MODE only. The BURST states for each MODULE type is as follows:

- 179 • PWM-BURST (Type-I MODULEs only)
- 180 • SYS-BURST (Type-II MODULEs only)
- 181 • HS-BURST (Type-I and Type-II MODULEs, optional)

BURST states and LINE-CFG contain sub-FSMs, which are specified in Section 4.7.2 and Section 4.7.4.2, respectively.

Each state machine contains five power saving states (SAVE states) with a stationary LINE state. There is a specific SAVE state for each operating MODE, an ultra-low power state (HIBERN8), and two system-controlled power saving states for which the interface is no longer functional.

- 184 • STALL (HS-MODE)
- 185 • SLEEP (LS-MODE)
- 186 • HIBERN8 (Ultra-low power state while the LANE remains FUNCTIONAL)
- 187 • DISABLED (POWERED but not enabled due to a persistent local-reset)
- 188 • UNPOWERED (No power supply)

189 Furthermore, the following states are special purposes BREAK states:

- 190 • LINE-RESET (Embedded remote reset via the LINE)
- 191 • LINE-CFG (Configuration for Media Converters; Type-I MODULEs only)

192 Finally, there are some global state names, which are not additional unique states, but these are aliases for a subset of the before-mentioned states according to common characteristics. The following names are global state names:

- 193 • POWERED (Any state in the state-machine, except UNPOWERED)
- 194 • SQUELCHED (POWERED states with LINE state DIF-Z (that is DISABLED and HIBERN8))
- 195 • FUNCTIONAL (All POWERED states except DISABLED)
- 196 • ACTIVATED (All states within HS-MODE or LS-MODE together)

197 ACTIVATED states are a subset of the FUNCTIONAL states, which are a subset of the POWERED states. This is illustrated in Figure 11.




Figure 11 Relationship between Global States

198 All M-RX state transitions are triggered by either LINE or Protocol InterFace (PIF) events. LINE events are either LINE state transitions, LINE state sequences, or bit sequences in the applied signaling format. Some trigger events are additionally conditional on configuration settings.

4.7 FSM State Descriptions

199 This section specifies purpose and operation for each of the SAVE, BURST, and BREAK states.

4.7.1 SAVE States

200 This section specifies the five power-saving states, STALL, SLEEP, HIBERN8, DISABLED, and UNPOWERED.

4.7.1.1 STALL

201 STALL is the power saving state in HS-MODE. STALL is mandatory for all MODULEs that support HS-MODE. In this state the M-RX shall be unterminated, while the M-TX shall drive DIF-N. This ACTIVATED state is intended for power savings without a severe penalty on HS-BURST start-up time, in order to enable fast and efficient BURST cycles. This state is exited to HS-BURST by a LINE transition to DIF-P. Entering STALL can occur from HIBERN8, LINE-CFG, or SLEEP. The latter can only occur with an RCT in the absence of Media Converters. See Section 4.7.1.3, Section 4.7.4.2, and Section 4.7.1.2, respectively. M-TX

and M-RX shall disclose the minimum time they have to stay in STALL before a new BURST can be started, to the protocol via a capability attribute. See Section 8.4.

4.7.1.2 SLEEP

202 SLEEP is the power saving state of LS-MODE. SLEEP is mandatory for all MODULES. The M-RX shall be unterminated, and the M-TX shall drive DIF-N. This state allows the lowest power consumption of all ACTIVATED states. This state is exited to LS-BURST by a LINE transition to DIF-P. Entering SLEEP can occur from HIBERN8, LINE-CFG, LINE-RESET, or STALL. The latter can only occur with an RCT in the absence of Media Converters. See Section 4.7.1.3, Section 4.7.4.2, Section 4.7.4.1, and Section 4.7.1.1, respectively. M-TX and M-RX shall disclose the minimum time they have to stay in SLEEP before a new BURST can be started to the protocol via a capability attribute. See Section 8.4.

203

4.7.1.3 HIBERN8

204 This FUNCTIONAL state enables ultra-low power consumption, while maintaining the configuration settings. HIBERN8 shall be supported by all MODULES. The M-TX shall be high-impedance in HIBERN8, while the M-RX shall softly hold the LINE at DIF-Z.

205 In order to exit HIBERN8, the M-TX shall drive DIF-N for a period T_{ACTIVATE} . For embedded HIBERN8 exit control, the M-RX shall include (squelch) detection for a LINE transition to DIF-N. Alternatively, exit of HIBERN8 can be indicated by auxiliary control signals. For Type-I MODULES, embedded exit control by squelch detection is mandatory, for Type-II MODULES this is optional. Note that squelch detection is only utilized in HIBERN8, so this function can be disabled for all other states. LANE MODULES become ACTIVATED on exit of HIBERN8 and shall return to the power saving state of the configured operating mode and be ready for a BURST within T_{ACTIVATE} .




Figure 12 Entry and Exit of HIBERN8

206 Entering HIBERN8 can occur from LINE-CFG, STALL, SLEEP, and DISABLED states. Entry of HIBERN8 from LINE-CFG, STALL or SLEEP state is controlled via configuration. The mechanism is specified in Section 4.7.4.2.4. Note that when requesting HIBERN8 from LINE-CFG, the LINE signal first switches from DIF-P to DIF-N which ends LINE-CFG and causes a Re-Configuration Trigger (RCT). This RCT effectuates the request to go to HIBERN8, which causes the LINE signal to switch from DIF-N to DIF-Z. Therefore, HIBERN8 is always entered from a DIF-N LINE state. Entering HIBERN8 from DISABLED does not typically happen simultaneously for the M-TX and the M-RX in a LANE because it depends on independent timings of local RESET signals on each side of the LANE. Signals and states before, during, and after HIBERN8 state are illustrated in Figure 12.

4.7.1.4 DISABLED

- 207 DISABLED is a POWERED state, while MODULE operation is disabled by a local RESET signal. When DISABLED, an M-TX shall be high impedance, and an M-RX shall keep the LINE at DIF-Z. All configuration settings shall be reset to default values. LANE operation cannot be (re-)established via LINE signaling. Entry and exit of DISABLED state are controlled by asserting or de-asserting a local RESET at the Protocol InterFace.

4.7.1.5 UNPOWERED

- 208 UNPOWERED is the state of a MODULE when the power supply is withdrawn. Both M-TX and M-RX shall be high-impedance while UNPOWERED. During UNPOWERED state the LINE level is undefined, except that the LINE voltages shall not exceed the safe operation voltage window V_{PIN} . All configuration settings are lost. During powering-up, a MODULE shall exit into DISABLED state on the assertion of the local RESET. This is typically triggered by a Power-on-Reset signal.

4.7.1.5.1 Power-Up Cycle

- 209 When the power supply comes up on a MODULE, a local RESET signal shall drive the MODULE into DISABLED state for a period T_{RESET} . This local RESET is typically derived from the system Power-On-Reset (POR). During power-up until shortly after the assertion of RESET, an M-TX may temporarily expose a lower impedance. However, an M-TX shall not cause a differential signal throughout the complete power-up cycle until the successful entry of HIBERN8 for both M-TX and M-RX on a LANE.
- 210 The LINE state becomes defined when the M-RX is POWERED and enters DISABLED state. In DISABLED state the M-TX is high-impedance, while the M-RX pulls the LINE state to DIF-Z. If after the power-up cycle the local RESET is de-asserted, the MODULE shall enter HIBERN8. MODULEs remain DISABLED by keeping the local RESET asserted. Note that the local RESET shall not be de-asserted before the complementary LANE MODULE at the other side of the LINE has been DISABLED.

4.7.2 BURST States General

- 211 Data transmission occurs in BURSTs with power saving states in-between. BURSTs can be transferred in HS-MODE or LS-MODE, HS-BURST in HS-MODE, and LS-BURST in LS-MODE. There are two variants of LS-BURSTs depending on the applied signaling scheme, PWM-BURST for Type-I MODULEs, and SYS-BURST for Type-II MODULEs. This section specifies the sequence of events during BURST states.
- 212 Each BURST starts from the SAVE state for that operating mode, with a transition from DIF-N to DIF-P. After a period of DIF-P called PREPARE, a sequence of 8b10b encoded symbols follows as specified in Section 4.7.2.1. After the last 8b10b symbol (MK2) of the BURST either a series of b0s or a series of b1s is transmitted. These series of equal bits violate the 8b10b code characteristics, and indicates whether the LANE shall return to the SAVE state of the current operating mode or shall enter LINE-CFG. In case of PWM signaling the last bit of the sequence is inverted to indicate the end of LINE activity.
- 213 Each BURST state contains a sub-state machine which specifies the sequence of events during a BURST, which is shown in Figure 13. There is much similarity between individual BURST states, but there are also distinct differences due to the exploited signaling schemes, which are explained in the following sections.
- 214 The following sections specify the details of the BURST sub-state machine.




Figure 13 BURST-SAVE: Detailed Sub-FSM

4.7.2.1 PREPARE for BURST

- 215 PREPARE is the DIF-P period when entering BURST states to allow settling of LINE levels and transceiver settings before the bitstream gets started. If the M-RX is configured to terminate the LINE during the BURST, the termination shall be enabled during the PREPARE period. Signal integrity shall be maintained during any change of termination status. At the end of the PREPARE period the LINE signals shall be settled. The length of PREPARE is configurable and specified in Table 6.

4.7.2.2 SYNC

- 216 For HS-MODE, the PREPARE period shall be followed by a SYNC sequence. The SYNC sequence is intended for bit synchronization of the M-RX to the embedded clock data stream. The SYNC sequence shall be a serialized subset of 8b10b data symbols with a high edge density for fast synchronization. Therefore, only symbols with at least seven transitions inside the symbol (out of nine possible transitions) may be used for the SYNC sequence. Data symbols fulfilling this condition are listed in Table 5.
- 217 The SYNC sequence shall, by default, be generated by the M-TX, but can be optionally configured to be provided by the protocol. The default SYNC sequence shall be an alternating D10.5 and D26.5 pattern that may start with either of the two symbols. A SYNC pattern provided by the protocol shall only contain data symbols listed in Table 5. The SYNC sequence may start with RD of +1 or -1. However, for DC-balance, the SYNC sequence shall be encoded according to Running Disparity rules. The length of the SYNC sequence is configurable and is specified in Table 6.

Table 5 Valid Data Symbols for SYNC Sequence

Symbol Name	HGFEDCBA	RD = +1	RD = -1	Number of Transitions
		abcdeifghj	abcdeifghj	
D10.2	01001010	0101010101	0101010101	9
D21.5	10110101	1010101010	1010101010	9
D2.2	01000010	0100100101	1011010101	8
D4.2	01000100	0010100101	1101010101	8
D21.0	00010101	1010100100	1010101011	8
D21.4	10010101	1010100010	1010101101	8
D31.2	01011111	0101000101	1010110101	8
D5.2	01000101	1010010101	1010010101	8
D9.2	01001001	1001010101	1001010101	8
D10.5	10101010	0101011010	0101011010	8
D10.6	11001010	0101010110	0101010110	8
D21.1	00110101	1010101001	1010101001	8
D21.2	01010101	1010100101	1010100101	8
D22.5	10110110	0110101010	0110101010	8
D26.5	10111010	0101101010	0101101010	8
D1.2	01000001	1000100101	0111010101	7
D2.5	10100010	0100101010	1011011010	7
D2.6	11000010	0100100110	1011010110	7
D4.5	10100100	0010101010	1101011010	7
D4.6	11000100	0010100110	1101010110	7
D10.0	00001010	0101010100	0101011011	7
D10.4	10001010	0101010010	0101011101	7
D15.2	01001111	1010000101	0101110101	7
D16.2	01010000	1001000101	0110110101	7
D21.7	11110101	1010100001	1010101110	7
D22.0	00010110	0110100100	0110101011	7
D22.4	10010110	0110100010	0110101101	7
D23.5	10110111	0001011010	1110101010	7
D26.0	00011010	0101100100	0101101011	7
D26.4	10011010	0101100010	0101101101	7
D27.5	10111011	0010011010	1101101010	7
D29.5	10111101	0100011010	1011101010	7
D31.5	10111111	0101001010	1010111010	7

Table 5 Valid Data Symbols for SYNC Sequence (continued)

Symbol Name	HGFEDCBA	RD = +1	RD = -1	Number of Transitions
		abcdeifghj	abcdeifghj	
D31.6	11011111	0101000110	1010110110	7
D2.0	00000010	0100101011	1011010100	7
D2.4	10000010	0100101101	1011010010	7
D4.0	00000100	0010101011	1101010100	7
D4.4	10000100	0010101101	1101010010	7
D5.5	10100101	1010011010	1010011010	7
D5.6	11000101	1010010110	1010010110	7
D6.2	01000110	0110010101	0110010101	7
D9.5	10101001	1001011010	1001011010	7
D9.6	11001001	1001010110	1001010110	7
D10.1	00101010	0101011001	0101011001	7
D11.5	10101011	1101001010	1101001010	7
D12.2	01001100	0011010101	0011010101	7
D13.5	10101101	1011001010	1011001010	7
D18.2	01010010	0100110101	0100110101	7
D19.5	10110011	1100101010	1100101010	7
D20.2	01010100	0010110101	0010110101	7
D21.3	01110101	1010100011	1010101100	7
D21.6	11010101	1010100110	1010100110	7
D22.1	00110110	0110101001	0110101001	7
D22.2	01010110	0110100101	0110100101	7
D25.5	10111001	1001101010	1001101010	7
D26.1	00111010	0101101001	0101101001	7
D26.2	01011010	0101100101	0101100101	7
D31.0	00011111	0101001011	1010110100	7
D31.4	10011111	0101001101	1010110010	7

218 The SYNC sequence has a minimum length which is configurable in order to accommodate different application conditions as shown in Table 6. The SYNC sequence is followed by payload that shall start with a MARKER0 (MK0). Transmission of MARKER0 is on protocol request. If MARKER0 is not requested before the configured SYNC length expires, the SYNC sequence shall be extended until the protocol requests transmission of MARKER0. PWM-BURST and SYS-BURST do not include a SYNC state, because transmission in LS-MODE is either reference clock-synchronous (SYS) or self-clocked (PWM) depending on the LS signaling scheme.

219 <<<[RCJ]: What is “SYNC state” in the text “PWM-BURST and SYS-BURST do not include a SYNC state”? Should this text be written as “PWM-BURST and SYS-BURST do not include a SYNC sequence”?

Table 6 PREPARE and SYNC Attribute and Dependent Parameter Values

Name of Attribute/Parameter	A/P	Attribute Values	Unit
HS_PREPARE_length	A	0 to 15	n/a
$T_{HS_PREPARE}$	P	$HS_PREPARE_length * 2^{(GEAR - 1)}$	SI
LS_PREPARE_length	A	0 to 15	
$T_{PWM_PREPARE}$		$\text{minimum}(2^{LS_PREPARE_length + GEAR - 7}, 1)$	SI
$T_{SYS_PREPARE}$		LS_PREPARE_length	SI
SYNC_length		0 to 15	n/a
SYNC_range		0 to 1	n/a
T_{SYNC}		IF SYNC_range=0 SYNC_length ELSE (IF SYNC_range=1) 2^{SYNC_length} END	SI

4.7.2.3 PAYLOAD of BURST

- 220 After SYNC or PREPARE period, PAYLOAD shall be transferred on request of the protocol. PAYLOAD shall start with a MARKER0 (HEAD-OF-BURST) and shall end with a MARKER2 (TAIL-OF-BURST). Between the HEAD and TAIL symbols, any DATA0 to DATA255, MARKER0, and MARKER1 symbols can be transported in any order and in any amounts, under protocol control via the PIF. Note that the MARKER0 symbol has comma properties. This shall be utilized in the M-RX, to acquire, check and regain symbol alignment on any occurrence of MARKER0. If during a BURST at any time after the first MARKER0 the protocol does not provide the next symbol request on time, the M-TX will insert FILLER symbols (FLR) in order to prevent failure and corruption of the serial stream. The FILLER symbols are removed by the M-RX, but occurrence is indicated to the protocol via the PIF.

221

4.7.2.4 Closure of BURST

- 222 With the transmission of MARKER2 the PAYLOAD ends and the LANE shall either return to the mode's SAVE state or enter LINE-CFG state depending on the polarity of constant bit sequence after MARKER2; this constant bit sequence violates the 8b10b coding rules. The M-RX shall exit BURST mode on detection of the constant bit sequence, not on detection of MK2 itself.

4.7.2.4.1 Closure and Return to SAVE

- 223 If after MARKER2 a series of b0s is transmitted, the LANE returns to the SAVE state of the operating mode. The amount and format of bits differ for different BURST states depending on the signaling scheme. The conditions are summarized in Table 7. If the M-RX is configured to terminate during BURST, it shall disconnect its termination at return to SAVE state.

4.7.2.4.2 Closure and Return to INIT

- 224 After MARKER2 a series of b1s shall be transmitted for a period T_{INIT} , after which the LANE shall return to LINE-CFG state in LS-MODE. The amount and format of bits differ for different BURST states depending

on the signaling scheme. The conditions are summarized in Table 7. This state transition does not exist in the Type-II state machine and is therefore not applicable to SYS-BURST.

Table 7 Summary of BURST Closure Conditions

MODE	TX/RX	Return to SAVE (resulting SAVE state) ¹		Return to LINE-CFG
HS	M-TX	(20 + 10*N) UI of DIF-N	STALL	T _{PWM-PREPARE} of DIF-P
HS	M-RX	9 to 20 UI of DIF-N	STALL	9 to 20 UI of DIF-P to exit HS (and rest to prepare for PWM)
PWM	M-TX	(10*N + 9) PWM-b0 + PWM-b1	SLEEP	(10*N + 9) PWM-b1 + PWM-b0
PWM	M-RX	>= 9 PWM-b0 + PWM-b1	SLEEP	>= 9 PWM-b1 + PWM-b0
SYS	M-TX	10 UI of DIF-N	SLEEP	N/A
SYS	M-RX	10 UI of DIF-N	SLEEP	N/A

1. N is an integer number of symbols that can be added by the M-TX to extend the duration of these periods. In PWM-mode for example, this can be utilized to provide a clock to the remote side

4.7.2.5 Example of an HS-MODE BURST

225 A time domain illustration of HS-MODE BURST operation is shown in Figure 14. In this example the M-RX is (default) configured to provide LINE termination during HS-BURST, which can be noticed by the signal level changes during PREPARE and (exit-to-)STALL.




Figure 14 HS-MODE BURST Operation

4.7.3 BURST States Individual

4.7.3.1 HS-BURST

- 226 HS-BURST is the data transmission state of HS-MODE. HS-BURST starts from STALL on a transition to DIF-P. Data shall be 8b10b encoded in this mode and transmitted using NRZ signaling. After the last symbol of the BURST, a series of at least twenty equal bits is added, which creates an 8b10b run-length violation. For ≥ 20 UIs of DIF-N, the LANE moves to STALL state. For T_{INIT} of DIF-P, which is only allowed to occur in Type-I state machines, the LANE enters LINE-CFG state.

4.7.3.1.1 HS-GEARs

- 227 MODULEs in HS-BURST shall only operate at specified fixed rates. There are two RATE series, A and B, where each step in the series scales by factors of two, while the speed ratio between the two RATE series is about 15%, as listed in Table 8. If the rates of the two RATE series are pair-wise coupled for closest rates ($\sim 15\%$), these individual couples are denoted as GEARs. MODULEs including HS-MODE shall support both RATEs of a GEAR. MODULEs supporting HS-MODE shall support HS-G1. If a higher GEAR is supported all lower GEARs shall be supported as well.

Table 8 HS-BURST: RATE Series and GEARs

RATE A-series (Mbps)	RATE B-series (Mbps)	High-Speed GEARs
1248	1457.6 ¹	HS-G1 (A/B)
2496	2915.2 ¹	HS-G2 (A/B)
4992	5830.4 ¹	HS-G3 (A/B)

1. The B-series RATEs shown are not integer multiples of common reference frequencies 19.20 MHz or 26.00 MHz, but are within the tolerance range of 2000 ppm.

4.7.3.2 PWM-BURST

- 228 PWM-BURST is the data transmission state of LS-MODE of Type-I LINKs. PWM-BURST starts from SLEEP on the transition to DIF-P. Data shall be 8b10b encoded in this mode and transmitted using PWM signaling. After the last symbol of the BURST, a series of at least ten equal PWM-bits is added, which creates an 8b10b run-length violation on the LINE. For a sequence of ten PWM-b0, the LANE shall return to SLEEP state. For a sequence of ten PWM-b1, the LANE shall go to LINE-INIT state.

4.7.3.2.1 PWM-GEARs

- 229 PWM-BURST has multiple GEARs, each with a limited speed range. Table 9 lists all the PWM-GEARs. PWM-G1 is the default GEAR at start-up and after reset. Only PWM-G1 is mandatory. Except for PWM-G0, each GEAR spans a speed range of a factor of three, while subsequent PWM-GEARs scale with factors of two. This allows a continuum of possible rates. If a higher PWM-GEAR is supported all lower GEARs down to default GEAR shall be supported as well. GEAR0 is optional independently. For PWM-G1 and all higher PWM-GEARs, FIXED-RATIO signaling shall be applied. The FIXED-MINOR signaling format shall be used for PWM-G0.

Table 9 PWM-BURST GEARs


PWM-GEARs	Min. (Mb/s)	Max. (Mb/s)
PWM-G0	0.01	3

Table 9 PWM-BURST GEARS (continued)

PWM-GEARS	Min. (Mb/s)	Max. (Mb/s)
PWM-G1	3	9
PWM-G2	6	18
PWM-G3	12	36
PWM-G4	24	72
PWM-G5	48	144
PWM-G6	96	288
PWM-G7	192	576

4.7.3.3 System-clock Synchronous BURST (SYS-BURST)

- 230 SYS-BURST is the data transmission state of LS-MODE of Type-II LINKs. SYS-BURST starts from SLEEP on the transition to DIF-P. Data shall be 8b10b encoded in this mode and transmitted using reference-clock synchronous NRZ signaling. After the last symbol of the BURST, the LINE is driven to DIF-N state. The long DIF-N creates an 8b10b run-length violation which ends SYS-BURST and moves the LANE to SLEEP state.
- 231 In this mode the M-PHY is used as a slave unit driven by a shared reference clock. There is only a single transmission rate possible which equals the shared reference clock frequency $f_{\text{SYS_REF}}$. This signaling scheme requires that the reference clock originates from one of the two devices involved in the LINK. Opposite-edge clocking is utilized for data transmission in the direction of the shared clock signal and same-edge clocking for data transmission in the opposite direction. Figure 15 illustrates this with the clock-providing device on the left hand side.
- 232 This document only partially specifies this mode, as it also relies on the specifications of the reference clock, the timing relationship between the clock pin on the devices and the reference clock input of the MODULEs (PIF), and the timing between reference clock input of the MODULEs and the LINE signals. Section 5 contains an informative guideline for timing between reference clock and LINE signals. The overall timing specifications for this signaling scheme shall be covered by the protocol specification utilizing this mode.

**Figure 15 Bidirectional SYS-BURST Clocking Example**

4.7.4 BREAK States

- 233 BREAK states are FUNCTIONAL states with special functions, which are entered by exceptional LINE sequences that do not occur during normal operating modes.

4.7.4.1 LINE-RESET

- 234 This is the lowest level reset mechanism in order to reset the M-RX via the LINE during operation in case of malfunction. The LINE-RESET condition is a long DIF-P period, which can never occur during normal operation. LINE-RESET shall be functional on all ACTIVATED states. Just before LINE-RESET the M-TX shall drive DIF-N for at least T_{ACTIVATE} so that an M-RX, which may be in HIBERN8, is ACTIVATED before the LINE-RESET condition is driven. For LINE-RESET, the M-TX shall drive DIF-P for $T_{\text{LINE-RESET}}$. The M-RX shall be reset when DIF-P is observed on the LINE for $T_{\text{LINE-RESET-DETECT}}$. The LINE-RESET timer shall not rely on correct protocol operation. LINE-RESET exits to SLEEP on a transition to DIF-N. LINE-RESET shall reset all configuration settings to their default values.

235

Table 10 LINE-RESET & HIBERN8 Timer Values

Parameter	Min.	Max.	Unit	Descriptions and Notes
$T_{\text{LINE-RESET}}$	3		ms	
$T_{\text{LINE-RESET-DETECT}}$	1	3	ms	
T_{ACTIVATE}	10		ms	
T_{HIBERN8}	10		ms	

4.7.4.2 LINE-CFG (for Type-I MODULEs Only)

- 236 LINE-CFG state enables low-level configuration features. This functionality shall be supported by MODULEs used for a LANE that may contain a Media Converter, as a Media Converter is configured by this mechanism. LINE-CFG enables a MODULE to write and read configuration attributes to and from a Media Converter. Media Converter devices typically only contain a subset of the physical layer functionality and no protocol stack and therefore cannot be directly accessed by the protocol.
- 237 The sub-state machines of the LINE-CFG state are shown in Figure 16 and Figure 17 for the M-TX and M-RX, respectively. These state machines consists of LINE Control Commands (LCC) with their corresponding parameter field, interleaved by LINE-INIT states. LINE-INIT state means nine or more b1 bits in a row, generated in case of M-TX or received in case of M-RX. This exception condition does not occur during any other state. The M-TX state machine shall sequence the enabled commands in a specified order, starting with WRITE, followed by READA, then READB, and ending with MODE. The LCC-MODE command exits into SLEEP state. Note that during LINE-INIT states, only commands that are enabled shall be transmitted, not enabled commands shall be skipped. The enabled commands are controlled by protocols via the SAP. The M-RX shall not be sensitive to the order of LCCs, except that the LCC-MODE command is always the last one. However, the M-RX will logically receive commands in the order as specified for the M-TX. Detailed specifications of these states are provided in the following sections.




Figure 16 Sub-state Machine of M-TX for LINE-CFG




Figure 17 Sub-state Machine of the M-RX for LINE-CFG

4.7.4.2.1 LINE-INIT

- 238 LINE-CFG is entered in LINE-INIT. This can occur either from HS-BURST with a period $T_{\text{PWM-PREPARE}}$ of DIF-P (which shall be followed by ≥ 9 PWM-b1s), or from PWM-BURST by a sequence ≥ 9 PWM-b1s. The LANE stays in LINE-INIT as long as PWM-b1 are transferred, which is under protocol control and may last indefinitely. LINE-INIT ends with a PWM-b0, immediately followed by a 10-bit LINE-Control-Command (LCC) which contains the requested action. LINE-INIT state between two commands shall be exactly ten bits long, consisting of nine b1 bits and one b0 bit. Possible b1 bits belonging to the preceding command shall not be counted, so precisely ten bits are inserted.

4.7.4.2.2 LINE Control Command (LCC)

- 239 LCCs are 10-bit long and are always preceded by a PWM-b0, being part of and completing LINE-INIT. Table 11 lists the functions of the bits in the LCCs, which can be divided in three categories. Mode-LCCs (24), Write-LCCs (1), Read-LCCs (2), and Reserved-LCC for future usage. Mode-LCCs have no additional data field and are therefore just ten bits long and exit into DIF-N LINE state. The resulting Re-Configuration Trigger will move the state to STALL, SLEEP, or HIBERN8. See Section 4.7.4.2.4 for more details. LCCs shall only be issued starting from LINE-INIT state.
- 240 LCCs contain five information bits (d[4:0]) which encode the requested action and are transmitted first. The remaining five bits are used to increase robustness. LCCs are protected against bit-errors by a SECDED Hamming code scheme with five parity bits (p1 to p5 = d5 to d9).

Table 11 LCC Definition

d0	d1	LCC-Category	d2	d3	d4	Command	d5	d6	d7	d8	d9
							p1	p2	p3	p4	p5
0	0	MISC	0	0	0	RESERVED	1	1	1	1	1
			0	0	1	RESERVED	0	1	1	0	0
			0	1	0	RESERVED	0	0	0	1	1
			0	1	1	HIBERN8-SLEEP	1	0	0	0	0
			1	0	0	RESERVED	1	0	0	1	0
			1	0	1	RESERVED	0	0	0	0	1
			1	1	0	RESERVED	0	1	1	1	0
			1	1	1	HIBERN8-STALL	1	1	1	0	1
0	1	READ/ WRITE	0	0	0	READ-CAPABILITY	0	1	0	1	0
			0	0	1	RESERVED	1	1	0	0	1
			0	1	0	RESERVED	1	0	1	1	0
			0	1	1	READ-MFG-INFO-A	0	0	1	0	1
			1	0	0	READ-MFG-INFO-B	0	0	1	1	1
			1	0	1	WRITE-ATTRIBUTE	1	0	1	0	0
			1	1	0	RESERVED	1	1	0	1	1
			1	1	1	RESERVED	0	1	0	0	0

Table 11 LCC Definition (continued)

d0	d1	LCC-Category	d2	d3	d4	Command	d5	d6	d7	d8	d9
							p1	p2	p3	p4	p5
1	0	PWM-MODE	0	0	0	PWM-0	0	0	1	1	0
			0	0	1	PWM-1	1	0	1	0	1
			0	1	0	PWM-2	1	1	0	1	0
			0	1	1	PWM-3	0	1	0	0	1
			1	0	0	PWM-4	0	1	0	1	1
			1	0	1	PWM-5	1	1	0	0	0
			1	1	0	PWM-6	1	0	1	1	1
			1	1	1	PWM-7	0	0	1	0	0
1	1	HS-MODE	0	0	0	HS-1A	1	0	0	1	1
			0	0	1	HS-2A	0	0	0	0	0
			0	1	0	HS-3A	0	1	1	1	1
			0	1	1	RESERVED	1	1	1	0	0
			1	0	0	HS-1B	1	1	1	1	0
			1	0	1	HS-2B	0	1	1	0	1
			1	1	0	HS-3B	0	0	0	1	0
			1	1	1	RESERVED	1	0	0	0	1

4.7.4.2.3 LINE-READ and LINE-WRITE Frames

- 241 LINE-READ and LINE-WRITE frames contain four byte data/fields (thirty-two bits) after the LCC. These four bytes are transmitted in a 4x10-bit format across the LINE. Each 10-bit block contains one byte of information in the center, which is sandwiched between two b0s. The data bits d[7:0] of each byte shall therefore be located in the second bit through the second-to-last bit of each ten bit block as illustrated in Figure 18. The first and last bit of each 10-bit block shall be b0.
- 242 The transmitted bytes of a LINE-READ frames shall be all b1 (#FF), while the payload bytes of a LINE-READ at the M-RX side contain the information, which is read from the Media Converter. There are two READ commands, READA and READB, with the same format, enabling more bits to read if necessary. The M-RX shall store the READ bytes as Media Converter attributes in the configuration registry. The WRITE bytes consists of a selection of bits, which are derived from attributes in the M-TX configuration registry.
- 243 The exact contents and meaning of the WRITE and READ bytes are specified in Section 8 and Section 7.




Figure 18 Format of Different LCC Frames on the LINE

4.7.4.2.4 Re-Configuration Trigger (RCT)

- 244 Several transitions in the state machines are conditional on a Re-Configuration Trigger (RCT). This is to prevent failure of operation due to a temporary, inconsistent set of configured attribute values. The RCT is an indication that re-configuration has been completed, and the set of newly configured attribute values is consistent. Configuration changes shall not impact functional behavior prior to the RCT. See also Section 4.8 about INLINE and OFFLINE attributes. RCT is also the trigger to change operational status (INLINE attributes) according to the new configuration settings. A MODULE shall do that as soon as it enters (if it was not already in) SAVE state. The protocol shall provide sufficient time to the LANE to complete the operational configuration change, before requesting a new BURST. The minimum required duration of SAVE states is a MODULE capability. See Section 8.4.
- 245 An RCT is not a signal provided by the protocol, but a logical function of protocol interface signals, MODULE status, and use case. An RCT is generated when the following conditions are fulfilled:
- 246 1. A CFG-READY indication via the Protocol InterFace
 - 247 2. Entering or being in SAVE state
 - 248 3. Completion of LINE-CFG (Only applies for Type-I MODULEs when a Media Converter is allowed)
- 249 The first two conditions always apply. This covers Type-II operation and Type-I operation in absence of Media Converters. The third condition is specific for Type-I MODULEs and requires a more detailed explanation.
- 250 If the LANE includes a Media Converter, there needs to be provision to configure it. Therefore, some configuration attributes need to be exchanged between Media Converter and LANE MODULEs. This is accomplished by LINE-CFG; see Section 4.7.4.2. The protocol shall configure the M-TX to exit to LINE-INIT from the BURST that contains the CFG-READY message (invisible to MODULEs). The M-TX stays in LINE-INIT, until reception of CFG-READY from the Protocol Interface, which initiates the execution of the LINE-CFG sequence. LINE-CFG ends with an LCC-MODE command that includes the (newly) requested mode of operation. Note that the MODULEs are in LS-MODE during LINE-CFG. The requested mode can be either LS-MODE, HS-MODE, or HIBERN8, implying that the next state after completion of LINE-CFG can be either SLEEP, STALL, or HIBERN8. The transition from DIF-P to DIF-N after the last bit of the LCC-MODE command is the final trigger to update the operational configuration data for M-TX, M-RX, and Media Converters. Note that the M-RX does not get its configuration information from the LINE-CFG, but via the Protocol Interface. Nevertheless, the configuration settings for M-TX, M-RX, and Media Converters become first effectuated on this DIF-P to DIF-N transition, that ends LINE-CFG.

251 Note that when requesting HIBERN8 from LINE-CFG, the LINE signal first switches from DIF-P to DIF-N which ends LINE-CFG and causes a Re-Configuration Trigger (RCT). This RCT effectuates the request to go to HIBERN8, which causes the LINE signal to switch from DIF-N to DIF-Z.

252 This sequence of events for this special case is illustrated in Figure 19.




Figure 19 Re-Configuration Trigger after LINE-CFG

4.8 Configuration

253 MODULEs contain several optional modes, optional signaling features, and configurable parameter values. This provides much flexibility to this PHY technology. However, this requires a configuration mechanism to avoid interoperability problems. Minimum required functionality together with default configuration settings ensure that MODULEs of the same type shall always be able to communicate, implying a minimum level of interoperability. MODULEs can disclose their actual capabilities to the protocol. In combination with the dual-simplex minimum LINK constellation this enables negotiation between devices at each side of the LINK to discover commonly supported functionality and the most optimal configuration settings. This allows auto-discovery and configuration without accurate interface prescience at a higher level in the system, but requires a capability discovery, negotiation and selection mechanism in the protocol. This document assumes at least support from the protocol to select correct configuration settings, while the Physical Layer also supports auto-discovery and negotiation. Configuration information is interfaced with the protocol via a CONFIG interface that is part of the PIF.

4.8.1 Conceptual Configuration Process

254 MODULEs operate initially with default settings after OFF or LINE-RESET states. The protocol negotiates, determines and sets new configuration settings. This process consists of the following steps:

- 255 • Checking MODULE capabilities (optional),
- 256 • Determine desired configuration settings based on supported settings
- 257 • Change or request to change the PHY configuration settings

258 For reliably managing operation and its configuration settings, the following four types of registry are required:

- 259 • CAPABILITY registry (ROM)
contains the capabilities of the MODULE. This is fixed information for a certain implementation.

- 260 • **STATUS registry (alias INLINE-SET)**
contains current operational status and settings that immediately impact actual signaling. Not directly adaptable by the protocol, but is changed by the Physical Layer on request of the protocol via the INLINE-CR registry.
 - 261 • **INLINE-CR registry**
Logs change requests for configuration settings of INLINE parameters, that is, settings that immediately impact actual signaling.
 - 262 • **OFFLINE-SET registry**
Contains configuration settings which do not directly impact actual signaling
- 263 Because all MODULEs are specified independently in this document, this registry is ultimately required for every individual MODULE of a LINK. This might be simplified by protocol constraints on LANE composition and operating conditions. Note that which configuration settings are INLINE and OFFLINE depends on the actual state and mode of operation.
- 264 The configuration process is illustrated in Figure 20.




Figure 20 Configuration Flow Diagram

- 265 A supplementary low-level configuration mechanism based on LCCs can optionally be supported by the Physical Layer for configuration of Media Converters, which lack a Protocol Layer. This supplementary mechanism is intended to enhance to main configuration mechanism, not as a replacement. MODULEs are not re-configured via LINE-CONFIG.

4.8.1.1 Configuration without Media Converters

- 266 Figure 21 illustrates the steps of the configuration process for a LANE which does not include Media Converters (there may be invisible, non-constraining Media Converters, but these are, in this case, not part of the configuration process).




Figure 21 Configuration Steps for LANE

4.8.1.2 Configuration with Media Converters in the LINE

267 Figure 22 illustrates the steps of the configuration process for a LANE which includes configurable Media Converters in the LINE.




Figure 22 Configuration Steps for LANE including Media Converters

4.8.2 Configuration Parameters

268 Configuration attributes for MODULEs are listed in Section 8.4.

4.9 Multiple LANE Provisions

269 This document governs individual LANEs for a LINK. However, the LANE composition of a LINK is not specified by this document. This section specifies the provisions and constraints for multi-LANE SUB-LINK operation. This enables a multitude of possible LANE compositions for LINKs. The fine selection of allowed LANE combinations is left to the protocols on top of the Physical Layer.

270 There shall be no (tight) PHY-level requirements on timing alignment between SUB-LINKs. The allowed total latency of an M-TX and M-RX is TBD and TBD, respectively.

- 271 Multiple LANEs within a SUB-LINK may be operated simultaneously with the same setting, or can be exploited independently in different states, depending on protocol usage of LANEs. There shall be no (tight) PHY-level requirements on timing alignment between LANEs of a SUB-LINKs, which are operating under the different conditions.
- 272 This document does not require functional symmetry of M-TXs and M-RXs for the SUB-LINKs of a LINK. However, for test purposes, protocols should exploit symmetric LINK composition.
- 273 The allocation of PAYLOAD data over multiple LANEs is left to the protocol specifications. For example, multi-LANE operation for UniProSM and DigRFSM v4 is illustrated in Figure 23, which clearly highlights some differences.




Figure 23 Multilane Operation in UniPro and DigRF

4.10 Test Modes


- 274 Test modes are special modes of operation which shall not happen during normal operation of a MODULE, which are intended to facilitate electrical, functional and protocol related tests. However, most tests can and should be executed using the normal operating modes. This document intends to cover test mode details in a separate section in the future. This section specifies specific architectural tweaks for special test modes, which cannot be accomplished within the normal operating modes.

4.10.1 LOOPBACK Mode

- 275 LOOPBACK mode provides a transparent bit-by-bit path from an M-RX input to an M-TX output. This can be done only for commonly supported MODE and GEAR settings for the involved M-RX and M-TX. If multiple M-RXs or M-TXs are present in a complete LINK, the mapping of which M-RX is looped via which M-TX is either specified by the applicable protocol specification or is otherwise left to the implementor. The Physical Layer is set into LOOPBACK mode via configuration.

- 276 LOOPBACK retransmits via the M-TX the encoded LINE data as recovered by the M-RX without decoding (and re-encoding) the 8b10b symbols. The configured setup in the mode is illustrated in Figure 24. Bypassing the coders avoids bit error multiplication. For any mandatory test condition, the input data provided to the M-RX shall be 8b10b encoded. Furthermore, an implementation should use symbol streams with characteristics similar to what happens in the real application. LOOPBACK mode can for example be used for BER testing.
- 277 Although this mode allows a test setup to inject a non-8b10b encoded bit stream for experimental purposes, there shall not be mandatory requirements on the functionality or performance of the Physical Layer in this case. Because HS-MODE utilizes embedded-clock data recovery, it is essential that any input bit stream in HS-LOOPBACK contains sufficient edge density.
- 278 For LOOPBACK the RATEs of M-RX and M-TX shall be identical, even though the MODULEs might be able to operate plesiochronously during normal operation. Note that this test mode is suitable to monitor the internal recovered bitstream of the M-RX on the outside via the M-TX, but not to characterize the M-TX performance.

Figure 24 LOOPBACK Configuration



5 Electrical Characteristics

- 279 This section defines the electrical and low-level timing characteristics of M-TX and M-RX MODULEs. The definitions of the common MODULE characteristics are followed by specific characteristics for HS-MODE, PWM-MODE, and SYS-MODE operation. Finally, this section specifies the general PIN characteristics for MODULEs.
- 280 The definitions within this section refer to MODULEs in certain MODEs, which are referred to as FUNCTIONs. They are listed with their abbreviations in Table 12.

Table 12 FUNCTIONs and their Abbreviations

Abbreviation	FUNCTION
HS-TX	M-TX in HS-MODE
PWM-TX	M-TX in PWM-MODE
SYS-TX	M-TX in SYS-MODE
HS-RX	M-RX in HS-MODE
PWM-RX	M-RX in PWM-MODE
SYS-RX	M-RX in SYS-MODE
SQ-RX	M-RX in SQUELCH

- 281 The names of the FUNCTIONs correspond with the operational states of the M-TX and M-RX MODULEs as specified in Section 4.6.3. A MODULE does not need to support all FUNCTIONs, only those required for the intended application. FUNCTIONs required for an M-TX or an M-RX implementation are defined in Section 4.4, Section 4.6, Section 4.7 and higher level protocol standards. Also, the high level timing of the FUNCTIONs and their operation are defined in <<<the A&O Section TBD>>>.
- 282 The electrical and timing characteristics of the M-TX and the M-RX MODULEs are defined at the PINs of an IC. Only MODULE characteristics that are observable at the PINs are subject to specification. These characteristics shall meet their specifications for any supported FUNCTION.
- 283 This specification is intended to be implementation agnostic. The section structure, which is based on FUNCTIONs, does not preclude integrated driver or receiver implementations. Although some figures in this section may suggest a certain driver or receiver implementation, they are used only for illustration purposes.

5.1 M-TX Characteristics

- 284 This document distinguishes three different operating modes and corresponding FUNCTIONs. Following the definition of the common M-TX electrical and timing characteristics, additional characteristics specific to HS-TX, PWM-TX, and SYS-TX are defined in this section.

5.1.1 Common M-TX Characteristics

- 285 The common electrical and timing characteristics of an M-TX are defined in this section, which also contains the PIN and signal definitions. The common M-TX characteristics apply to the HS-TX, PWM-TX, and SYS-TX FUNCTIONs.

5.1.1.1 PIN, Signal, and Reference Characteristic Definitions

- 286 An M-TX drives a low-voltage differential output signal at the PINs TXDP and TXDN either into a terminated, or an unterminated, load. TXDP and TXDN are defined as the positive and negative output PINs, respectively.
- 287 $V_{TXDP}(t)$ and $V_{TXDN}(t)$ are defined as the signal voltages at TXDP and TXDN with respect to ground. V_{TXDP} and V_{TXDN} are defined as the voltage amplitudes of the $V_{TXDP}(t)$ and $V_{TXDN}(t)$ signals, respectively.
- 288 $I_{TXDP}(t)$ and $I_{TXDN}(t)$ are defined as the output currents flowing out of TXDP and TXDN, respectively. I_{TXDP} and I_{TXDN} are defined as the current amplitudes of the $I_{TXDP}(t)$ and $I_{TXDN}(t)$ signals, respectively.
- 289 The PIN voltages and currents, as well as the reference loads R_{REF} and Z_{REF} are shown in Figure 25, where Z_{REF} is the reference load impedance looking into the reference load. R_{REF_RT} and R_{REF_NT} are the reference loads for the terminated and unterminated states, respectively.
- 290 Z_{REF} is the AC reference load limit which is bounded by the return loss SRL_{REF} . The reference load impedance Z_{REF} is defined having a minimum return loss SRL_{REF} for frequencies up to f_{HS_MAX} . SRL_{REF} is only defined for the terminated state, and can be calculated from the following equation:

$$SRL_{REF} = 20 \log \left| \frac{Z_{REF} + Z_0}{Z_{REF} - Z_0} \right| \quad (\text{Equation 1})$$

- 291 where Z_0 is a defined characteristic impedance. C_{PAR} illustrates parasitic capacitance that contributes to Z_{REF} . C_{PAR} is not specified.




Figure 25 M-TX PIN Voltages, PIN Currents, and Reference Loads

- 292 An M-TX drives a differential low-swing signal with either Large Amplitude or Small Amplitude. The amplitude of the differential output signal is doubled when the M-TX drives an unterminated load compared to when it drives a terminated load. Differential output signals with large and small amplitudes for the terminated and unterminated states are shown in Figure 26. All single-ended voltage levels are relative to the ground voltage at the M-TX side.
- 293 The jitter of an HS-TX is specified by means of a bandpass filter with lower and upper cutoff frequencies $f_{L_L_TX}$ and $f_{L_U_TX}$, respectively. An additional lower cutoff frequency $f_{L_L_STJ_TX}$ is defined for the short term jitter of an HS-TX.

- 294 The jitter is defined for the confidence limit CL of the distribution function, whose mean μ is located at 0, of the differential zero crossings of an M-TX output signal.




Figure 26 M-TX Signal Levels

- 295 The reference parameters for the M-TX are summarized in Table 13.

Table 13 M-TX Reference Parameters

Symbol	Values			Unit	Description
	Min.	Nom.	Max.		
Reference Load					
R_{REF_RT}		100		Ω	Reference load for terminated state.
R_{REF_NT}	10			$k\Omega$	Reference load for unterminated state.
Z_0		100		Ω	Characteristic impedance.
Reference Return Loss					
SRL_{REF}	20			dB	Reference return loss for the terminated state. Defined for a characteristic impedance Z_0 . Limit for AC reference load for frequencies up to f_{HS_MAX} .
Cutoff Frequency					
f_{L_TX}		1.0		MHz	Lower cutoff frequency of jitter bandpass filter.
$f_{L_STJ_TX}$		$\frac{1}{30UI_{HS}}$		Hz	Lower cutoff frequency of jitter bandpass filter for short term jitter.
f_{U_TX}		$\frac{1}{2UI_{HS}}$		Hz	Upper cutoff frequency of jitter bandpass filter.
Limit for BER					
CL	$-6.36\ \sigma$		$6.36\ \sigma$		Confidence limit.

5.1.1.2 Differential and Common-mode Voltage

- 296 An M-TX drives a differential signal on the TXDP and TXDN PINs. The differential output voltage signal $V_{\text{DIF_TX}}(t)$ is defined as the difference of the voltage signals $V_{\text{TXDP}}(t)$ and $V_{\text{TXDN}}(t)$. $V_{\text{DIF_TX}}$ is defined as the amplitude of $V_{\text{DIF_TX}}(t)$. $V_{\text{DIF_TX}}(t)$ can be calculated from the following equation:

$$V_{\text{DIF_TX}}(t) = V_{\text{TXDP}}(t) - V_{\text{TXDN}}(t) \quad (\text{Equation 2})$$

- 297 Separate AC and DC parameters are defined for $V_{\text{DIF_TX}}$. The DC parameter $V_{\text{DIF_DC_TX}}$ is defined for an M-TX which drives a steady DIF-N or a steady DIF-P LINE state into a reference load R_{REF} . An M-TX shall drive a differential DC output voltage amplitude which meets the specified limits of $V_{\text{DIF_DC_TX}}$.
- 298 The AC parameter $V_{\text{DIF_AC_TX}}$ is defined for an M-TX which drives a test pattern into a reference load R_{REF} where the lower limit of $V_{\text{DIF_AC_TX}}$ is defined over the eye opening $T_{\text{EYE_TX}}$ as defined in Section 5.1.2.8. The upper limit of $V_{\text{DIF_AC_TX}}$ is defined as the maximum differential output voltage, when the M-TX drives a test pattern into a reference load R_{REF} . An M-TX shall drive a differential AC output voltage signal which meets the specified limits of $V_{\text{DIF_AC_TX}}$.
- 299 The common-mode output voltage signal $V_{\text{CM_TX}}(t)$ is defined as the arithmetic mean value of the signal voltages $V_{\text{TXDP}}(t)$ and $V_{\text{TXDN}}(t)$ when the M-TX drives a test pattern into a reference load R_{REF} . $V_{\text{CM_TX}}$ is defined as the amplitude of $V_{\text{CM_TX}}(t)$. $V_{\text{CM_TX}}(t)$ can be calculated from the following equation:

$$V_{\text{CM_TX}}(t) = \frac{V_{\text{TXDP}}(t) + V_{\text{TXDN}}(t)}{2} \quad (\text{Equation 3})$$

- 300 An M-TX shall drive a common-mode output voltage signal which meets the specified limits of $V_{\text{CM_TX}}$.
- 301 $V_{\text{DIF_TX}}(t)$ and $V_{\text{CM_TX}}(t)$ for ideal single-ended output signals $V_{\text{TXDP}}(t)$ and $V_{\text{TXDN}}(t)$ are shown in Figure 27.




Figure 27 Ideal Single-ended and Differential Signals

5.1.1.3 Single-ended Output Resistance

- 302 The resistance R_{SE_TX} is defined as the single-ended output resistance of an M-TX at both its TXDP and TXDN PINs. R_{SE_TX} is defined for the case of a terminated M-TX that drives either a DIF-P or DIF-N LINE state with a reference load R_{REF} and a current source I connected between TXDP and TXDN as shown in Figure 28. A change of the current I results in a change of the PIN signal voltages V_{TXDP} and V_{TXDN} .
- 303 I_{REF} is defined as the value of the current source I that causes a variation of V_{TXDP} and V_{TXDN} by ± 25 mV. ΔV_{TXDP} and ΔV_{TXDN} are defined as the peak-to-peak voltages of the signals at TXDP and TXDN, respectively, when the current source is swept between $-I_{REF}$ and I_{REF} . ΔV_{CM_TX} is defined as the peak-to-peak voltage of the V_{CM_TX} signal shown in Figure 28, when the current source is swept between $-I_{REF}$ and I_{REF} .
- 304 The single-ended output resistance shall conform with the specification limits of R_{SE_TX} for both the DIF-N and DIF-P state. An implementation should keep the output resistance during state transitions close to the steady state output resistance.




Figure 28 Measurement Setup for Single-ended Output Resistance

- 305 The single-ended output resistance R_{SE_TX} at TXDP can be calculated using the following equation:

$$R_{SE_TX}(TXDP) = \frac{|\Delta V_{TXDP}|}{2I_{REF} - \frac{|\Delta V_{TXDP}| - |\Delta V_{CM_TX}|}{R_{REF}/2}} \quad (\text{Equation 4})$$

- 306 Similarly, the single-ended output resistance R_{SE_TX} at TXDN can be calculated using the following equation:

$$R_{SE_TX}(TXDN) = \frac{|\Delta V_{TXDN}|}{2I_{REF} - \frac{|\Delta V_{TXDN}| - |\Delta V_{CM_TX}|}{R_{REF}/2}} \quad (\text{Equation 5})$$

- 307 $R_{SE_PO_TX}$ is defined as the single-ended output resistance of an M-TX in a STALL or SLEEP state at both the TXDP and TXDN PINs. $R_{SE_PO_TX}$ is defined for an M-TX, which drives either a DIF-N or a DIF-P

LINE state, when a reference load R_{REF} is connected between TXDP and TXDN. The single-ended output resistance of an M-TX in the STALL or SLEEP states shall conform with the specified limit of $R_{SE_PO_TX}$.

- 308 V_{CM_TX} and V_{DIF_TX} shall stay in their specified limits during switching between R_{SE_TX} and $R_{SE_PO_TX}$. $R_{SE_PO_TX}$ is an optional feature of an M-TX, which is defined to allow for power optimization in the STALL and SLEEP states. If $R_{SE_PO_TX}$ is utilized, the single-ended output resistance shall conform with R_{SE_TX} at the exit of the STALL and SLEEP states.
- 309 $R_{SE_PO_TX}$ is defined according to R_{SE_TX} . Using the parameters of the R_{SE_TX} definition, the single-ended output resistance $R_{SE_PO_TX}$ at TXDP can be calculated using the following equation:

$$R_{SE_PO_TX}(TXDP) = \frac{|V_{TXDP}|}{2I_{REF} - \frac{|V_{TXDP}| - |V_{CM_TX}|}{R_{REF}/2}} \quad (\text{Equation 6})$$

- 310 Similarly, the single-ended output resistance $R_{SE_PO_TX}$ at TXDN can be calculated from the following equation:

$$R_{SE_PO_TX}(TXDN) = \frac{|V_{TXDN}|}{2I_{REF} - \frac{|V_{TXDN}| - |V_{CM_TX}|}{R_{REF}/2}} \quad (\text{Equation 7})$$

5.1.1.4 Return Loss

- 311 The return loss parameters are based on the S-parameter definition in <<<TBD section>>>. The common-mode transmitter return loss SCC_{TX} and the differential transmitter return loss SDD_{TX} are defined for an M-TX transmitting a repetitive test pattern consisting of a D.24.3+ followed by a D.24.3- symbol into a reference load R_{REF_RT} . When an M-TX supports Large Amplitude and Small Amplitude its SCC_{TX} and SDD_{TX} have to conform with the specification limits for both amplitudes. SCC_{TX} and SDD_{TX} are defined at the PINs such that they include contributions from the on-chip circuitry as well as from the package.
- 312 The SDD_{TX} template is shown in Figure 29 along with the return loss at corner frequencies f_{SYS_MAX} , f_{HS} , and f_{HS_MAX} . SCC_{TX} is defined for frequencies up to f_{HS_MAX} . An M-TX shall fulfill both the common-mode transmitter return loss SCC_{TX} and the differential transmitter return loss SDD_{TX} specification limits.




Figure 29 Template for differential Transmitter Return Loss SDD_{TX}

5.1.1.5 LINE Disturbance during M-TX Power-up

- 313 An M-TX in a Type-I LINK shall not cause a LINE condition upon the transition from the UNPOWERED to a POWERED state which can be detected as a non-squelch state by the SQ-RX of the LANE. The allowed LINE disturbance upon such a transition of an M-TX is hence restricted by the squelch pulse rejection as defined in Section 5.2.6.
- 314 Squelch detection is not used in a Type-II LINK. Hence, there is no restriction of the LINE disturbance caused by an M-TX upon the transition from the UNPOWERED state to a POWERED state in such a LINK.

5.1.1.6 Common M-TX Parameters

- 315 The common electrical and timing parameters of an M-TX are listed in Table 14.

Table 14 Common M-TX Parameters

Symbol	Values		Unit	Description
	Min.	Max.		
M-TX Electrical				
$V_{\text{DIF_DC_LA_RT_TX}}$	160	240	mV	Large Amplitude differential TX DC voltage in a terminated state. Defined for $R_{\text{REF_RT}}^1$ and test pattern ² . See Section 5.1.1.2.

Table 14 Common M-TX Parameters (continued)

Symbol	Values		Unit	Description
	Min.	Max.		
$V_{DIF_AC_LA_RT_TX}$	140	250	mV	Large Amplitude differential TX AC voltage in a terminated state. Defined for $R_{REF_RT}^1$ and test pattern ³ . See Section 5.1.1.2.
$V_{DIF_DC_LA_NT_TX}$	320	480	mV	Large Amplitude differential TX DC voltage in an unterminated state. Defined for $R_{REF_NT}^4$ and test pattern ² . See Section 5.1.1.2.
$V_{DIF_AC_LA_NT_TX}$	280	500	mV	Large Amplitude differential TX AC voltage in an unterminated state. Defined for $R_{REF_NT}^4$ and test pattern ³ . See Section 5.1.1.2.
$V_{DIF_DC_SA_RT_TX}$	100	130	mV	Small Amplitude differential TX DC voltage in a terminated state. Defined for $R_{REF_RT}^1$ and test pattern ² . See Section 5.1.1.2.
$V_{DIF_AC_SA_RT_TX}$	80	140	mV	Small Amplitude differential TX AC voltage in a terminated state. Defined for $R_{REF_RT}^1$ and test pattern ³ . See Section 5.1.1.2.
$V_{DIF_DC_SA_NT_TX}$	200	260	mV	Small Amplitude differential TX DC voltage in an unterminated state. Defined for $R_{REF_NT}^4$ and test pattern ² . See Section 5.1.1.2.
$V_{DIF_AC_SA_NT_TX}$	160	280	mV	Small Amplitude differential TX AC voltage in an unterminated state. Defined for $R_{REF_NT}^4$ and test pattern ³ . See Section 5.1.1.2.
$V_{CM_LA_TX}$	160	260	mV	Large Amplitude common-mode TX voltage. Defined for $R_{REF_RT}^1$ and test pattern ² . See Section 5.1.1.2.
$V_{CM_SA_TX}$	80	140	mV	Small Amplitude common-mode TX voltage. Defined for $R_{REF_RT}^1$ and test pattern ² . See Section 5.1.1.2.
M-TX Resistance				
R_{SE_TX}	40	60	Ω	Single-ended output resistance. Defined for $R_{REF_RT}^1$ and test pattern ² . See Section 5.1.1.3.
$R_{SE_PO_TX}$		500	Ω	Single-ended output resistance in STALL or SLEEP states. Defined for $R_{REF_RT}^1$ and test pattern ² . See Section 5.1.1.3.
M-TX Return Loss				
SCC_{TX}		-6.0	dB	Common-mode transmitter return loss. Defined for $R_{REF_RT}^1$ up to f_{HS_MAX} and test pattern ⁵ . See Section 5.1.1.4.

1. External reference load R_{REF_RT} and a reference impedance Z_{REF} which conforms to SRL_{REF}

2. Defined when driving both a DIF-N and a DIF-P LINE state.

3. *Measurement based on accumulative eye diagram. Measurements are accomplished using the Compliant Random Pattern (CRPAT) and the Compliant Jitter Tolerance Pattern (CJTPAT). CRPAT and CJTPAT are defined in [INC01]. To obtain a specific measurement value, mean values of a series of measurements are calculated to fulfill a certain standard deviation of a given probability density function. For all measurements a certain settling time has to be taken into account. The differential voltage amplitude shall be measured as peak value utilizing representative data patterns. DC balanced patterns shall be used to avoid mean offsets.*
4. *External reference load R_{REF_NT} and capacitances at TXDP and at TXDN within the limit of C_{PIN} .*
5. *Defined for a repetitive test pattern of a D.24.3+ symbol followed by a D.24.3- symbol.*

5.1.2 HS-TX Characteristics

- 316 This section contains the electrical and timing characteristics specific to an HS-TX which are not covered by the common M-TX parameters in Section 5.1.1.

5.1.2.1 Rise and Fall Times

- 317 The HS-TX rise and fall times $T_{R_HS_TX}$ and $T_{F_HS_TX}$, respectively, are defined as transition times between the 20% and 80% signal levels of the differential HS-TX output signal, whose amplitude is defined by $V_{DIF_DC_TX}$, when driving a repetitive D.30.3 symbol sequence into a reference load R_{REF} . The minimum limits of $T_{R_HS_TX}$ and $T_{F_HS_TX}$ shall be met by an HS-TX when operated in HS-GEAR1. The maximum transition times are bounded by the HS-TX eye diagram specification.

5.1.2.2 Slew Rate

- 318 The slew rate SR_{DIF_TX} is defined as the ratio $\Delta V/\Delta T$, where ΔV is the absolute value of the voltage difference of the differential HS-TX output signal voltage measured at the 20% and 80% levels of $V_{DIF_DC_SA_RT_TX}$ and ΔT is the corresponding time difference when the HS-TX drives a reference load R_{REF} with Small Amplitude. The specification limits of SR_{DIF_TX} shall be met by an HS-TX that supports slew rate control and which is operated in HS-G1.
- 319 The slew rate of the HS-TX should be controllable to allow for N different slew rate states. $SR_{DIF_TX}[1]$ and $SR_{DIF_TX}[N]$ denominate the slew rate for the fastest and for the slowest slew rate states, respectively. The number N is implementation-specific and is out of scope for this document. The slew rate states should cover a range defined by the maximum slew rate $SR_{DIF_TX}[MAX]$ and the minimum slew rate $SR_{DIF_TX}[MIN]$. For at least one state the slew rate should be larger than $SR_{DIF_TX}[MAX]$. For at least one state it should be smaller than $SR_{DIF_TX}[MIN]$.
- 320 The slew rate shall be monotonically decreasing when stepping from faster to slower slew rate states, i.e., $SR_{DIF_TX}[i]$ is larger than $SR_{DIF_TX}[i+1]$, where i is in the range of 1 to $N-1$. It shall be monotonically increasing when stepping from slower to faster slew rate states. The tolerance of a slew rate state is not defined. Different slew rate states may overlap, but shall not violate the monotonicity requirement.
- 321 The resolution of the slew rate states ΔSR_{DIF_TX} is defined as the difference of the slew rates of two adjacent slew rate states divided by the slew rate of the slower state.
- 322 ΔSR_{DIF_TX} can be calculated using the following equation:

$$\Delta SR_{DIF_TX} = \frac{SR_{DIF_TX}[i] - SR_{DIF_TX}[i+1]}{SR_{DIF_TX}[i+1]} \quad (\text{Equation 8})$$

- 323 where $SR_{DIF_TX}[i+1]$ is the slew rate of the slower slew rate state and $SR_{DIF_TX}[i]$ is the slew rate of the adjacent faster slew rate state. ΔSR_{DIF_TX} shall be met between $SR_{DIF_TX}[1]$ and $SR_{DIF_TX}[N]$.

5.1.2.3 Intra-differential Output Skew

- 324 The intra-differential transmitter output skew $T_{\text{SKEW_TX}}$ is defined as the time between the intersections of the single-ended output signals $V_{\text{TXDP}}(t)$ and $V_{\text{TXDN}}(t)$ with the averaged common-mode voltage $V_{\text{CM_TX}}$, when the HS-TX drives a test pattern into a reference load R_{REF} . The intra-differential transmitter output skew shall be in the specification limits of $T_{\text{SKEW_TX}}$. A skew of the single-ended output signals results in a common-mode voltage ripple as illustrated in Figure 30.




Figure 30 Impact of Signal Skew on Common-mode

5.1.2.4 LANE-to-LANE Skew

- 325 The HS-TX LANE-to-LANE skew $T_{\text{L2L_HS_TX}}$ is defined as the time between the differential zero crossings of the differential output signals $V_{\text{DIF_TX}}(t)$ of any two HS-TXs in one SUB-LINK, when both HS-TX drive a test pattern into identical reference loads R_{REF} . The LANE-to-LANE skew shall be in the specification limits of $T_{\text{L2L_HS_TX}}$.

5.1.2.5 Output Resistance Mismatch

- 326 The HS-TX output resistance mismatch $\Delta R_{\text{SE_TX}}$ is defined as the difference of the single-ended output resistances $R_{\text{SE_TX}}$ at the TXDP and TXDN PINs, when the HS-TX drives either a steady DIF-N or DIF-P LINE state into a reference load R_{REF} . $R_{\text{SE_TX}}$ is defined in Section 5.1.1.3.
- 327 $\Delta R_{\text{SE_TX}}$ can be calculated from the following equation:

$$\Delta R_{\text{SE_TX}} = R_{\text{SE_TX}}(\text{TXDP}) - R_{\text{SE_TX}}(\text{TXDN}) \quad (\text{Equation 9})$$

- 328 where $R_{\text{SE_TX}}(\text{TXDP})$ is the output resistance driving either a DIF-N or a DIF-P and $R_{\text{SE_TX}}(\text{TXDN})$ is the output resistance driving either a DIF-N or a DIF-P such that Equation 9 has to be evaluated for four cases. The HS-TX output resistance mismatch shall be in the limits of $\Delta R_{\text{SE_TX}}$ for all four cases.
- 329 Transmitter output signal mismatch, as well as the transmitter output gain mismatch, originates from $\Delta R_{\text{SE_TX}}$. The transmitter output gain mismatch definition is out of scope for this document. A transmitter output signal mismatch results in different signal transition times as well as in different differential DC output voltages $V_{\text{DIF_DC_TX}}$ when driving a DIF-P or a DIF-N LINE state. Both effects cause a ripple of $V_{\text{CM_TX}}$. An example of a $V_{\text{CM_TX}}$ ripple is illustrated in Figure 31.




Figure 31 Impact of Output Signal Mismatch on Common-mode Voltage

5.1.2.6 Transmitter Pulse Width

- 330 The transmitter pulse width $T_{\text{PULSE_TX}}$ of an HS-TX differential output signal is defined as the time between the differential zero crossings of a single bit of the differential output signal $V_{\text{DIF_TX}}(t)$ when driving a test pattern into a reference load R_{REF} . The transmitter pulse width of an HS-TX output signal shall conform with the lower limit of $T_{\text{PULSE_TX}}$.

5.1.2.7 Transmitter Jitter

- 331 To ensure interoperability among the components that comprise an end-to-end LANE, the jitter budget must be adhered to by the M-TX, the M-RX, and possibly a reference clock. The tolerance for the LANE is indirectly defined by the jitter specifications, the voltage margins, the eye opening at the M-TX output, and by the receiver tolerance.
- 332 The transmitter total jitter TJ_{TX} is a convolution of the deterministic jitter DJ_{TX} and the random jitter RJ_{TX} of the differential output signal $V_{\text{DIF_TX}}(t)$ of the HS-TX. TJ_{TX} is the sum of the arithmetic sum of the deterministic jitter contributions $DJ_{\text{TX}}[j]$, where $DJ_{\text{TX}}[j]$ are peak-to-peak values, and the square root of the sum of squared random jitter contributions $RJ_{\text{TX}}[i]$ multiplied by two times the Q-factor Q_{BER} , which is a constant depending on the BER. For instance, a BER of 10^{-10} relates to a Q-factor $Q_{\text{BER}} = \pm 6.36$.
- 333 TJ_{TX} can be calculated using following equation:

$$TJ_{\text{TX}} = \sum_j DJ_{\text{TX}}[j] + 2Q_{\text{BER}} \sqrt{\sum_i RJ_{\text{TX}}[i]^2} \quad (\text{Equation 10})$$

- 334 Using the dual-Dirac model, TJ_{TX} can be expressed by the following equation:

$$TJ_{\text{TX}} = DJ_{\text{TX}}(\delta\delta) + 2Q_{\text{BER}}\sigma \quad (\text{Equation 11})$$

- 335 where $DJ_{\text{TX}}(\delta\delta)$ is the time between two Dirac pulses and σ is the standard deviation of the Gaussian random jitter of the HS-TX. $DJ_{\text{TX}}(\delta\delta)$ is the dual-Dirac model for the deterministic jitter of the HS-TX and σ is the model for the random jitter of the HS-TX. Further details of the dual-Dirac jitter model are described in <<<[reference tbd]>>>.
- 336 This specification defines the TJ_{TX} and the $DJ_{\text{TX}}(\delta\delta)$. In addition the short term total jitter $STTJ_{\text{TX}}$ and the short term deterministic jitter $STDJ_{\text{TX}}(\delta\delta)$, which limit the jitter within a $30U_{\text{HS}}$ signal sequence, are specified due to the BURST type of HS-MODE transmissions.

- 337 Raw jitter can contain low or high frequency jitter, which is irrelevant for the HS-TX operation. Hence, the raw jitter has to be processed by a step bandpass filter function $H_{TX}(f)$ with a lower and upper cutoff frequency f_{L_TX} and f_{U_TX} , respectively, as shown in the following equation:

$$H_{TX}(f) = \begin{cases} 1 & f_{L_TX} \leq f \leq f_{U_TX} \\ < 10^{-3} & \text{else} \end{cases} \quad (\text{Equation 12})$$

- 338 A similar step bandpass filter function $H_{STJ_TX}(f)$ is defined for the short term jitter with a different lower cutoff frequency $f_{L_STJ_TX}$. $H_{STJ_TX}(f)$ is shown in the following equation:

$$H_{STJ_TX}(f) = \begin{cases} 1 & f_{L_STJ_TX} \leq f \leq f_{U_TX} \\ < 10^{-3} & \text{else} \end{cases} \quad (\text{Equation 13})$$

- 339 The transmitter total jitter TJ_{TX} is defined for the differential output signal $V_{DIF_TX}(t)$ at the differential zero crossings when the HS-TX is driving a CJTPAT test pattern into a reference load R_{REF} . The transmitter total jitter of an HS-TX when filtered using the $H_{TX}(f)$ bandpass function shall conform with the limits of TJ_{TX} .
- 340 In case of a short LINE, the LINE contributes less jitter within the LANE. Hence, the jitter requirement of the HS-TX is relaxed in this case. A transmitter short LINE total jitter TJ_{SL_TX} is defined similar to TJ_{TX} . In case of a short LANE the transmitter short LINE total jitter of an HS-TX shall conform with the limits of TJ_{SL_TX} .
- 341 The transmitter deterministic jitter $DJ_{TX}(\delta\delta)$ is defined for the differential output signal $V_{DIF_TX}(t)$ at the differential zero crossings when the HS-TX is driving a CJTPAT test pattern into a reference load R_{REF} . The transmitter deterministic jitter of an HS-TX when filtered using the $H_{STJ_TX}(f)$ bandpass function shall conform with the limits of $DJ_{TX}(\delta\delta)$.
- 342 The transmitter short term total jitter $STTJ_{TX}$ is defined for the differential output signal $V_{DIF_TX}(t)$ at the differential zero crossings when the HS-TX is driving a CJTPAT test pattern into a reference load R_{REF} . The transmitter short term total jitter of an HS-TX shall conform with the limits of $STTJ_{TX}$.
- 343 The transmitter short term deterministic jitter $STDJ_{TX}(\delta\delta)$ is defined for the differential output signal $V_{DIF_TX}(t)$ at the differential zero crossings when the HS-TX is driving a CJTPAT test pattern into a reference load R_{REF} . The transmitter short term total jitter of an HS-TX shall conform with the limits of $STDJ_{TX}(\delta\delta)$.

5.1.2.8 Transmitter Eye Opening

- 344 The transmitter eye opening T_{EYE_TX} is defined as the duration in an eye diagram over which the absolute value of the differential HS-TX output signal is larger than the lower limit of $V_{DIF_AC_TX}$ when the HS-TX transmits a test pattern into a reference load R_{REF} . This situation is shown in Figure 32. The absolute value of the HS-TX differential output voltage signal shall be larger than the lower limit of $V_{DIF_AC_TX}$ over the transmitter eye opening T_{EYE_TX} . The position of T_{EYE_TX} within the eye is not specified.
- 345 The parameters shown in Figure 32 are based on the accumulated eye for the required confidence limit, where the total transmit jitter TJ_{TX} is defined around the mean of the zero crossings of the differential HS-TX output voltage signal.




Figure 32 Differential Transmit Eye Diagram

5.1.2.9 Power Spectral Magnitude Limit

- 346 A power spectral magnitude limit is defined for the common-mode interference spectrum. A method of acquiring the common-mode interference spectrum of an HS-TX is also defined.

5.1.2.9.1 Common-mode Power Spectral Magnitude Limit

- 347 Slew rate control is an effective means of limiting electromagnetic interference (EMI) of an HS-TX at its output PINs. Its power spectral density, and thus the level of interference, can be controlled by the slew rate of the HS-TX signal waveform. Smaller slew rates result in a significant suppression of high frequency content of the HS-TX output power spectral density. The slew rate limit is application-specific and interconnect-dependent.
- 348 The common-mode interference spectrum of the HS-TX is impacted by the intra-differential timing skew of the single-ended output signals at TXDP and TXDN as well as by gain mismatches of the HS-TX.
- 349 A common-mode power spectral magnitude limit is defined along with a method of generating the spectra of an HS-TX. In order for an HS-TX to meet the common-mode power spectral magnitude limit, a slew rate control might be necessary. The common-mode power spectral magnitude limit is given in the table, and illustrated by the solid curve, in Figure 33. The common-mode interference spectrum shall be below this limit. This limit can be achieved by proper slew rate setting as well as by proper restrictions on intra-differential timing skew and output resistance mismatch. For illustration purposes the common-mode power-spectral density of an 8b10b coded common-mode interference signal (gray curve) is also shown in Figure 33. This curve does not show the spurs at the fundamental frequency nor at the harmonics of the data signal. The suppression of these spurs is not restricted by the common-mode limit.




Figure 33 Common-mode Power Spectral Magnitude Limit

5.1.2.9.2 Spectrum Generation Method

- 350 The method of acquiring the common-mode interference spectrum of an HS-TX can be applied both in simulation and measurement. The method is described in the following list:
- 351 • The operating point of the HS-TX shall be chosen such that it results in the maximum amplitude for the selected amplitude setting in terminated state with a reference load R_{REF} . In case the HS-TX is operated with Small Amplitude, the temperature, supply voltage, and process shall be selected to result in a maximum HS-TX amplitude. This does not imply that the investigation has to be performed with Large Amplitude instead of Small Amplitude.
 - 352 • The simulation test pattern shall be a PRBS9 sequence, which is not 8b10b coded, with at least seven repetitions. The PRBS9 pattern is defined by $1 + X^5 + X^9$. When the method is applied in a measurement setup, no specific test pattern is defined. Regular signal sequences should be used.
 - 353 • The HS-TX single-ended signals $V_{TXDP}(t)$ and $V_{TXDN}(t)$ shall be transformed to, effectively, the end of a reference interconnect to account for timing skew, reflection, and far-end load. The reference interconnect is defined in Section 6.5.1. Additionally, the resulting signal should be transformed to be referenced to the input of a victim. The HS-TX common-mode signal $V_{CM_TX}(t)$ can be calculated from the transformed $V_{TXDP}(t)$ and $V_{TXDN}(t)$ signals.
 - 354 • FFT of the common-mode signal with a Hamming window results in the interference spectrum, which has to be adjusted for the relevant bandwidth.
 - 355 • Slew rate shall be adjusted such that the common-mode interference spectrum complies with the power spectral magnitude limit, for the data rate the HS-TX is operated. With this setting the HS-TX shall also fulfill the transmit jitter and the transmit eye specification.

356

5.1.2.10 Transmitter Frequency Offset

357 The transmitter frequency offset $f_{\text{OFFSET_TX}}$ is defined as the difference of the actual HS-TX frequency from the nominal HS-TX frequency f_{HS} . $f_{\text{OFFSET_TX}}$ is defined at the zero crossings of the differential HS-TX output signal when driving a test pattern into a reference load R_{REF} . The transmitter frequency offset of an HS-TX shall conform with the limits of $f_{\text{OFFSET_TX}}$.

5.1.2.11 HS-TX Parameters

358 The electrical and timing parameters specific to an HS-TX are summarized in Table 15.

Table 15 HS-TX Parameters

Symbol	Values		Unit	Description
	Min.	Max.		
HS-TX Timing				
$T_{\text{F_HS_TX}}$	0.1		UI _{HS}	Fall time. Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ and test pattern ³ . See Section 5.1.2.1.
$T_{\text{R_HS_TX}}$	0.1		UI _{HS}	Rise time. Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ and test pattern ³ . See Section 5.1.2.1.
$SR_{\text{DIF_TX}}[\text{MAX}]$	0.9		V/ns	Maximum slew rate. Defined in HS-GEAR1 for $V_{\text{DIF_DC_SA_RT_TX}}^4$, $R_{\text{REF_RT}}^5$, and test pattern ⁶ . See Section 5.1.2.2.
$SR_{\text{DIF_TX}}[\text{MIN}]$		0.35	V/ns	Minimum slew rate. Defined in HS-GEAR1 for $V_{\text{DIF_DC_SA_RT_TX}}^4$, $R_{\text{REF_RT}}^5$, and test pattern ⁶ . See Section 5.1.2.2.
$\Delta SR_{\text{DIF_TX}}$	1	30	%	Resolution of slew rate states. Defined in HS-GEAR1 for $V_{\text{DIF_DC_SA_RT_TX}}^4$, $R_{\text{REF_RT}}^5$, and test pattern ⁶ . See Section 5.1.2.2.
$T_{\text{SKEW_TX}}$	-0.06	0.06	UI _{HS}	Intra-differential skew. Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ and test pattern ⁶ . See Section 5.1.2.3.
$T_{\text{L2L_HS_TX}}$	-1.0	1.0	ns	LANE-to-LANE skew. Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ and test pattern ⁶ . See Section 5.1.2.4.
$T_{\text{PULSE_TX}}$	0.9		UI _{HS}	Transmitter pulse width. Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ and test pattern ⁶ . See Section 5.1.2.6.
HS-TX Resistance				
$\Delta R_{\text{SE_TX}}$	-6	6	Ω	Output resistance mismatch. Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ when driving DIF-N and DIF-P. See Section 5.1.2.5.

Table 15 HS-TX Parameters (continued)

Symbol	Values		Unit	Description
	Min.	Max.		
HS-TX Jitter				
$T_{\text{EYE_TX}}$	0.2		UI _{HS}	Transmitter eye opening ⁷ . Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ and test pattern ⁶ over a statistical confident record set ⁸ . See Section 5.1.2.8.
$DJ_{\text{TX}}(\delta\delta)$		0.15	UI _{HS}	Transmitter deterministic jitter ⁹ . Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ and test pattern ⁶ for a statistical confident record set ^{8,10} . See Section 5.1.2.7.
TJ_{TX}		0.32	UI _{HS}	Transmitter total jitter ⁹ . Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ and test pattern ⁶ for a statistical confident record set ^{8,10} . See Section 5.1.2.7.
$TJ_{\text{SL_TX}}$		0.40	UI _{HS}	Transmitter short LINE total jitter ⁹ . Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ and test pattern ⁶ for a statistical confident record set ^{8,10} . See Section 5.1.2.7.
$STDJ_{\text{TX}}(\delta\delta)$		0.10	UI _{HS}	Transmitter short term deterministic jitter ⁹ . Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ and test pattern ⁶ for a statistical confident record set ^{10,11} . See Section 5.1.2.7.
$STTJ_{\text{TX}}$		0.20	UI _{HS}	Transmitter short term total jitter ⁹ . Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ and test pattern ⁶ for a statistical confident record set ^{10,11} . See Section 5.1.2.7.
$f_{\text{OFFSET_TX}}$	-2000	2000	ppm	Transmitter frequency offset. Defined for $R_{\text{REF_RT}}^1$ and $R_{\text{REF_NT}}^2$ and test pattern ⁶ . See Section 5.1.2.10.

1. External reference load $R_{\text{REF_RT}}$ and a reference impedance Z_{REF} which conforms to SRL_{REF} .
2. External reference load $R_{\text{REF_NT}}$ and capacitances at TXDP and at TXDN within the limit of C_{PIN} .
3. Repetitive sequence of D.30.3 symbols to be used for test. Such a sequence is part of CJTPAT.
4. Values are specified for Small Amplitude. For Large Amplitude the slew rate is a factor of 1.85 larger.
5. External reference load $R_{\text{REF_RT}}$ and a reference impedance Z_{REF} which conforms to SRL_{REF} . The slew rate is only specified for the terminated state. In unterminated state slew rate control is not strictly required due to smaller LINE power. However, slew rate control may also be used in the unterminated state, but it is not specified how this performs in this case.
6. CRPAT and CJTPAT to be used for test.
7. For slower slew rate settings the transmitter eye mask may be violated.
8. Filtered using a reference tracking function equivalent to a bandpass from $f_{\text{L_TX}}$ up to $f_{\text{U_TX}}$.
9. Accumulated jitter as defined by the dual-Dirac model.
10. Measured over a confidence interval CL of the distribution function of the differential zero crossings of the output signal.
11. Filtered using a reference tracking function equivalent to a bandpass from $f_{\text{L_STJ_TX}}$ up to $f_{\text{U_TX}}$.

5.1.3 PWM-TX Characteristics

359 This section contains timing characteristics specific to a PWM-TX which are not covered by the common M-TX characteristics in Section 5.1.1. The PWM signaling scheme is defined in Section 4.3.2.

5.1.3.1 PWM Bit Duration, Bit Duration Tolerance, and Ratio

- 360 A PWM bit consists out of a DIF-N LINE state followed by a DIF-P LINE state, which are either signaled for the minor duration $T_{\text{PWM_MINOR_TX}}$ or for the major duration $T_{\text{PWM_MAJOR_TX}}$. The durations $T_{\text{PWM_MINOR_TX}}$ and $T_{\text{PWM_MAJOR_TX}}$ are defined as the time between the differential zero crossings of the differential output signal.
- 361 The PWM transmit bit duration $T_{\text{PWM_TX}}$ is defined as the duration between the differential zero crossings of two consecutive falling edges in a PWM signal at the PWM-TX output. $T_{\text{PWM_MINOR_TX}}$, $T_{\text{PWM_MAJOR_TX}}$, and $T_{\text{PWM_TX}}$ are shown in Figure 34. The PWM transmit bit duration $T_{\text{PWM_TX}}$ is for all PWM GEARS the sum of its durations $T_{\text{PWM_MINOR_TX}}$ and $T_{\text{PWM_MAJOR_TX}}$, as shown in the following equation:

$$T_{\text{PWM_TX}} = T_{\text{PWM_MINOR_TX}} + T_{\text{PWM_MAJOR_TX}} \quad (\text{Equation 14})$$




Figure 34 TX Minor and Major Duration in a PWM Signal

- 362 $T_{\text{PWM_MINOR_TX}}$ and $T_{\text{PWM_MAJOR_TX}}$ are determined by $T_{\text{PWM_TX}}$ and the PWM transmit ratio $k_{\text{PWM_TX}}$ for PWM-G1 and higher PWM GEARS. $k_{\text{PWM_TX}}$ is defined as the ratio of $T_{\text{PWM_MAJOR_TX}}$ and $T_{\text{PWM_MINOR_TX}}$ of one PWM bit, as shown in the following equation:

$$k_{\text{PWM_TX}} = \frac{T_{\text{PWM_MAJOR_TX}}}{T_{\text{PWM_MINOR_TX}}} \quad (\text{Equation 15})$$

- 363 For PWM-G0 the minor duration $T_{\text{PWM_G0_MINOR_TX}}$ is directly specified. The range of $T_{\text{PWM_G0_MINOR_TX}}$ is defined based on the minor duration in PWM-G1.
- 364 The PWM transmit bit duration tolerance $TOL_{\text{PWM_G1_TX}}$ is the allowed tolerance of an instantaneous PWM bit duration $T_{\text{PWM_TX}}(i)$ during a LINE-READ state. $TOL_{\text{PWM_G1_TX}}$ is defined as the ratio of $T_{\text{PWM_TX}}(i)$ and the average of N PWM transmit bit durations during LINE-READ, as shown in the following equation:

$$TOL_{\text{PWM_G1_TX}} = \frac{T_{\text{PWM_TX}}(i)}{\frac{1}{N} \sum_{i=1}^N T_{\text{PWM_TX}}(i)} \quad (\text{Equation 16})$$

- 365 where N is a defined number of PWM bits, and i is in the range of 1 to N .
- 366 While the $T_{\text{PWM_TX}}$ range is wide for a PWM GEAR, $TOL_{\text{PWM_G1_TX}}$ limits the variation of an instantaneous PWM transmit bit duration $T_{\text{PWM_TX}}(i)$ during a LINE-READ state. $TOL_{\text{PWM_G1_TX}}$ is not defined for other states during a PWM-BURST than LINE-READ.
- 367 A PWM-TX shall output a PWM signal whose PWM transmit bit duration $T_{\text{PWM_TX}}$ is in the specified range of the operational PWM-GEAR during a PWM-BURST. For PWM-G1 and higher GEARS the PWM transmit ratio $k_{\text{PWM_TX}}$ shall be in the specified range for each PWM bit. For PWM-G0 the minor duration $T_{\text{PWM_MINOR_G0_TX}}$ shall be in the specified range for each PWM bit.
- 368 A PWM-TX shall output a PWM signal whose PWM transmit bit duration tolerance is in the limits of $TOL_{\text{PWM_G1_TX}}$ during LINE-READ in PWM-G1.

5.1.3.2 Rise and Fall Time

- 369 The PWM-TX rise and fall times $T_{\text{R_PWM_TX}}$ and $T_{\text{F_PWM_TX}}$, respectively, are defined as transition times between the 20% and 80% signal levels of the differential SYS-TX output signal, whose amplitude is defined by $V_{\text{DIF_TX}}$, when driving a reference load R_{REF} . The rise and fall times of a PWM-TX shall comply with the limits of $T_{\text{R_PWM_TX}}$ and $T_{\text{F_PWM_TX}}$.

5.1.3.3 LANE-to-LANE Skew

- 370 The PWM-TX LANE-to-LANE skew $T_{\text{L2L_PWM_TX}}$ is defined as the time between the differential zero crossings of the falling edges of the differential output signals $V_{\text{DIF_TX}}(t)$ of any two PWM-TXs in one SUB-LINK, when both PWM-TX drive a test pattern into identical reference loads R_{REF} . The LANE-to-LANE skew shall be in the specification limits of $T_{\text{L2L_PWM_TX}}$.

5.1.3.4 PWM-TX Parameters

- 371 The timing parameters specific to a PWM-TX are summarized in Table 16.

Table 16 PWM-TX Parameters

Symbol	Values		Unit	Description
	Min.	Max.		
$T_{\text{PWM_G0_TX}}$	1 / 3	1 / 0.01	μs	PWM transmit bit duration in PWM-G0. Defined for $R_{\text{REF_NT}}^1$ and test pattern ² . See Section 5.1.3.1.
$T_{\text{PWM_G1_TX}}$	1 / 9	1 / 3	μs	PWM transmit bit duration in PWM-G1. Defined for $R_{\text{REF_NT}}^1$ and test pattern ² . See Section 5.1.3.1.
$T_{\text{PWM_G2_TX}}$	1 / 18	1 / 6	μs	PWM transmit bit duration in PWM-G2. Defined for $R_{\text{REF_NT}}^1$ and test pattern ² . See Section 5.1.3.1.
$T_{\text{PWM_G3_TX}}$	1 / 36	1 / 12	μs	PWM transmit bit duration in PWM-G3. Defined for $R_{\text{REF_NT}}^1$ and test pattern ² . See Section 5.1.3.1.
$T_{\text{PWM_G4_TX}}$	1 / 72	1 / 24	μs	PWM transmit bit duration in PWM-G4. Defined for $R_{\text{REF_NT}}^1$ and test pattern ² . See Section 5.1.3.1.
$T_{\text{PWM_G5_TX}}$	1 / 144	1 / 48	μs	PWM transmit bit duration in PWM-G5. Defined for $R_{\text{REF_NT}}^1$ and test pattern ² . See Section 5.1.3.1.

Table 16 PWM-TX Parameters (continued)

Symbol	Values		Unit	Description
	Min.	Max.		
$T_{\text{PWM_G6_TX}}$	1 / 288	1 / 96	μs	PWM transmit bit duration in PWM-G6. Defined for $R_{\text{REF_NT}}$ ¹ and test pattern ² . See Section 5.1.3.1.
$T_{\text{PWM_G7_TX}}$	1 / 576	1 / 192	μs	PWM transmit bit duration in PWM-G7. Defined for $R_{\text{REF_NT}}$ ¹ and test pattern ² . See Section 5.1.3.1.
$TOL_{\text{PWM_G1_TX}}$	0.90	1.10		PWM transmit bit duration tolerance in PWM-G1. Defined for $R_{\text{REF_NT}}$ ¹ and test pattern ² during LINE-READ. See Section 5.1.3.1.
N	50			Number of PWM bits. Defined for $R_{\text{REF_NT}}$ ¹ and test pattern ² during LINE-READ. See Section 5.1.3.1.
$T_{\text{PWM_G0_MINOR_TX}}$	1 / 27	1 / 9	μs	PWM transmit minor duration in PWM-G0. Defined for $R_{\text{REF_NT}}$ ¹ and test pattern ² . See Section 5.1.3.1.
$k_{\text{PWM_TX}}$	0.63 / 0.37	0.72 / 0.28		PWM transmit ratio for PWM-G1 and higher PWM GEARS. Defined for $R_{\text{REF_NT}}$ ¹ and test pattern ² . See Section 5.1.3.1.
$T_{\text{R_PWM_TX}}$		0.070	$T_{\text{PWM_TX}}$	Rise time. Defined for $R_{\text{REF_NT}}$ ¹ and test pattern ² . See Section 5.1.3.2.
$T_{\text{F_PWM_TX}}$		0.070	$T_{\text{PWM_TX}}$	Fall time. Defined for $R_{\text{REF_NT}}$ ¹ and test pattern ² . See Section 5.1.3.2.
$T_{\text{L2L_PWM_TX}}$	-0.50	0.50	$T_{\text{PWM_TX}}$	LANE-to-LANE skew. Defined for $R_{\text{REF_NT}}$ ¹ and test pattern ² . See Section 5.1.3.3.

1. External reference load $R_{\text{REF_NT}}$ and capacitances at $TXDP$ and at $TXDN$ within the limit of C_{PIN} . If terminated state is supported external reference load $R_{\text{REF_RT}}$ and a reference impedance Z_{REF} which conforms to SRL_{REF} has to be verified additionally.

2. Test pattern tbd.

5.1.4 SYS-TX Characteristics

372 This section contains timing characteristics specific to a SYS-TX which are not covered by the common M-TX characteristics in Section 5.1.1.

5.1.4.1 Rise and Fall Times

373 The SYS-TX rise and fall times $T_{\text{R_SYS_TX}}$ and $T_{\text{F_SYS_TX}}$, respectively, are defined as transition times between the 20% and 80% signal levels of the differential SYS-TX output signal, whose amplitude is defined by $V_{\text{DIF_TX}}$, when driving a repetitive D.30.3 symbol sequence into reference load R_{REF} . The rise and fall times of a SYS-TX shall comply with the limits of $T_{\text{R_SYS_TX}}$ and $T_{\text{F_SYS_TX}}$.

5.1.4.2 LANE-to-LANE Skew

374 The SYS-TX LANE-to-LANE skew $T_{\text{L2L_SYS_TX}}$ is defined as the time between the differential zero crossings of the differential output signals $V_{\text{DIF_TX}}(t)$ of any two SYS-TXs in one SUB-LINK, when both

SYS-TX drive a test pattern into identical reference loads R_{REF} . The LANE-to-LANE skew shall be in the specification limits of $T_{L2L_SYS_TX}$.

5.1.4.3 Data-to-Clock Skew

- 375 A source synchronous clocking scheme is used in the SYS-BURST mode, an example of which is shown in Figure 14. However the reference clock is not considered to be a part of an M-PORT and the definition of the clock characteristics are outside the scope of this specification. Parameters like the reference clock frequency, the duty cycle distortion of the reference clock signal, or the rise and fall times of the reference clock signal have to be covered in the protocol specification utilizing the M-Phy technology.
- 376 The data-to-clock skew between the data signals of a SYS-TX and the reference clock signal has also to be defined in the protocol specification, such that no unnecessary limitations for the clocking scheme or system timing are put forth by this specification. This leaves maximum flexibility to the protocol specification, which only has to adhere to the differential zero crossing of the SYS-TX output signal, when it is driving a reference load R_{REF} , as reference timing point for such a definition. The data-to-clock skew has to be defined for both SUB-LINKs. Interoperability in SYS-BURST mode thus has partly to be ensured by the protocol specification.
- 377 There might be applications for which a data-to-clock skew cannot be defined, e.g. in case of an external reference clock signal. In such a case, the propagation delay between the external reference clock signal and the SYS-TX data signals has to be defined in the protocol specification.

378

5.1.4.4 SYS-TX Parameters

- 379 The timing parameters specific to a SYS-TX are summarized in Table 17.

Table 17 SYS-TX Parameters

Symbol	Values		Unit	Description
	Min.	Max.		
$T_{R_SYS_TX}$		0.20	U _{SYS}	Rise time. Defined for R_{REF_NT} ¹ and test pattern ² . See Section 5.1.4.1.
$T_{F_SYS_TX}$		0.20	U _{SYS}	Fall time. Defined for R_{REF_NT} ¹ and test pattern ² . See Section 5.1.4.1.
$T_{L2L_SYS_TX}$	-0.50	0.50	U _{SYS}	LANE-to-LANE skew. Defined for R_{REF_NT} ¹ and test pattern ³ . See Section 5.1.4.2.

1. External reference load R_{REF_NT} and capacitances at $TXDP$ and at $TXDN$ within the limit of C_{PIN} . If terminated state is supported external reference load R_{REF_RT} and a reference impedance Z_{REF} which conforms to SRL_{REF} has to be verified additionally.

2. Repetitive sequence of D.30.3 symbols to be used for test. Such a sequence is part of CJTPAT.

3. CRPAT and CJTPAT to be used for test.

5.2 M-RX Characteristics

- 380 This document distinguishes three different operating modes and corresponding FUNCTIONS. Following the definition of the common M-RX electrical and timing characteristics, which apply to HS-RX, PWM-RX, and SYS-RX, additional characteristics, which are specific to each receive FUNCTION, are defined in this section. The SQ-RX, which is an optional FUNCTION of an M-RX, is defined at the end of this section.

5.2.1 Common M-RX Characteristics

381 The common electrical and timing characteristics of an M-RX are defined in this section, which also contains the PIN and signal definitions. The common M-RX characteristics apply to the HS-RX, PWM-RX, and SYS-RX FUNCTIONS.

5.2.1.1 PIN, Signal, and Reference Characteristic Definitions

382 RXDP and RXDN are the input PINs of the M-RX MODULE. RXDP is defined as the positive input PIN and RXDN as the negative input PIN.

383 $V_{RXDP}(t)$ and $V_{RXDN}(t)$ are defined as the voltage signals at these PINs with respect to ground. V_{RXDP} and V_{RXDN} are defined as the voltage amplitudes of the $V_{RXDP}(t)$ and $V_{RXDN}(t)$ signals, respectively.

384 $I_{RXDP}(t)$ and $I_{RXDN}(t)$ are defined as the input currents flowing into RXDP and RXDN, respectively. I_{RXDP} and I_{RXDN} are defined as the current amplitudes of the $I_{RXDP}(t)$ and $I_{RXDN}(t)$ signals, respectively.

385 $I_{RXPN}(t)$ is defined as the current, which flows from RXDP to RXDN, in case the termination resistor is enabled. I_{RXPN} is defined as the current amplitude of $I_{RXPN}(t)$.

386 The PIN voltages and currents are shown in Figure 35.




Figure 35 PIN Voltages and PIN Currents of an M-RX

387 The M-RX contains a differential line receiver which supports the detection of M-TX signals having Large Amplitude as well as Small Amplitude. An M-RX has only to support FUNCTIONS required for the targeted application. An M-RX may contain a switchable differential termination resistor R_{DIF_RX} between its input PINs RXDP and RXDN for improving the signal integrity. It is defined in Section 4.7.2, when R_{DIF_RX} shall be enabled or disabled. When R_{DIF_RX} is enabled the M-RX is operated in the terminated state, otherwise it is operated in the unterminated state.




Figure 36 M-RX Implementation Example

- 388 A simplified diagram of an example implementation using a PMOS input stage is shown in Figure 36. The common-mode voltage of the LINE has to remain in the common-mode voltage limits upon switching of the termination resistor. This is achievable through an AC ground at the center tap of the termination resistor, for example, by use of a capacitor.
- 389 The jitter tolerance of an M-RX is specified for a frequency range limited by the lower and upper frequencies f_{L_RX} and f_{U_RX} , respectively. An additional lower frequency $f_{L_STJ_TX}$ is defined for the short term jitter of an M-RX.
- 390 Discrete test frequencies f_{SJ1_RX} , f_{SJ2_RX} , f_{SJ3_RX} , f_{SJ4_RX} , and f_{SJ5_RX} are defined for the sinusoidal jitter tolerance. f_{SJ3_RX} is the system clock frequency of the chip, which in case of a Type-II M-Port may be different than f_{SYS_CLK} .
- 391 The jitter is defined for the confidence limit CL of the distribution function, whose mean, μ , is located at 0 of the differential zero-crossings of a test signal at an M-RX input.
- 392 The reference parameters for the M-RX are summarized in Table 18.

Table 18 M-RX Reference Parameters

Symbol	Values			Unit	Description
	Min.	Nom.	Max.		
Frequency					
f_{L_RX}		1.0		MHz	Lower frequency for jitter tolerance.
$f_{L_STJ_RX}$		$\frac{1}{30U_{I_{HS}}}$		Hz	Lower frequency for short term jitter tolerance
f_{U_RX}		$\frac{1}{2U_{I_{HS}}}$		Hz	Upper frequency for jitter tolerance.
f_{SJ1_RX}		1.0		MHz	Test frequency for sinusoidal jitter tolerance.
f_{SJ2_RX}		10		MHz	Test frequency for sinusoidal jitter tolerance.
f_{SJ3_RX}		f_{SYSTEM}		Hz	Test frequency for sinusoidal jitter tolerance. Frequency of system clock.

Table 18 M-RX Reference Parameters (continued)

Symbol	Values			Unit	Description
	Min.	Nom.	Max.		
f_{SJ4_RX}		$\frac{1}{30U_{I_{HS}}}$		Hz	Test frequency for sinusoidal jitter tolerance.
f_{SJ5_RX}		$\frac{1}{5U_{I_{HS}}}$		Hz	Test frequency for sinusoidal jitter tolerance.
f_{SJ6_RX}		$\frac{1}{2U_{I_{HS}}}$		Hz	Test frequency for sinusoidal jitter tolerance.
Limit for BER					
CL	-6.36σ		6.36σ		Confidence limit.

5.2.1.2 Differential and Common-mode Voltage

- 393 The differential input voltage signal $V_{DIF_RX}(t)$ is defined as the difference of the voltage signals $V_{RXDP}(t)$ and $V_{RXDN}(t)$ at the M-RX PINs. V_{DIF_RX} is defined as the amplitude of $V_{DIF_RX}(t)$. $V_{DIF_RX}(t)$ can be calculated from the following equation:

$$V_{DIF_RX}(t) = V_{RXDP}(t) - V_{RXDN}(t) \quad (\text{Equation 17})$$

- 394 The minimum value of V_{DIF_RX} defines the minimum differential voltage amplitude of a test pattern an M-RX has to receive while the maximum value of V_{DIF_RX} defines the maximum differential voltage amplitude of a test pattern an M-RX has to receive.
- 395 The receiver common-mode voltage signal $V_{CM_RX}(t)$ is defined as the arithmetic mean value of the voltage signals $V_{RXDP}(t)$ and $V_{RXDN}(t)$ when a test pattern is applied at the M-RX input PINs. V_{CM_RX} is defined as the amplitude of $V_{CM_RX}(t)$. $V_{CM_RX}(t)$ can be calculated from the following equation:

$$V_{CM_RX}(t) = \frac{V_{RXDP}(t) + V_{RXDN}(t)}{2} \quad (\text{Equation 18})$$

- 396 The V_{CM_RX} parameter values are defined such that they cover DC deviations, which can, e.g., be caused by a ground shift between an M-TX and an M-RX or by an output signal mismatch of the M-TX.
- 397 An M-RX shall detect a differential input signal at its RXDP and RXDN PINs with a differential voltage amplitude in the range of V_{DIF_RX} and with common-mode voltage in the range of V_{CM_RX} .

5.2.1.3 Termination Resistance

- 398 An M-RX may contain a switchable differential termination resistor $RDIF_RX$. $RDIF_RX$ is defined by the ratio of the difference of the PIN voltage amplitudes $VRXDP$ and $VRXDN$ and the current amplitude $IRXPN$, which flows from RXDP to RXDN, when the differential input voltage amplitude and the receiver common-mode voltage are both in the range of $VDIF_RX$ and VCM_RX , respectively.

399 $R_{\text{DIF_RX}}$ can be calculated from the following equation:

$$R_{\text{DIF_RX}} = \frac{V_{\text{RXDP}} - V_{\text{RXDN}}}{I_{\text{RXP}}N} \quad (\text{Equation 19})$$

400 The termination resistance shall conform with the limits of $R_{\text{DIF_RX}}$.

5.2.1.4 Differential Termination Switching Time

401 If an M-RX contains a differential termination resistor, it detects from the LINE state, when $R_{\text{DIF_RX}}$ has to be enabled or disabled, as defined in Section 4.7.2.

402 The differential termination enable time $T_{\text{TERM_ON_RX}}$ is defined as the time from the differential zero crossing of the triggering DIF-N to DIF-P transition until the time when the differential input voltage reaches the evaluation level $V_{\text{TERM_ON_EVAL}}$, where $V_{\text{TERM_ON_EVAL}}$ is defined as the 20% level of the voltage difference in the unterminated and terminated state as shown by the following equation:

$$V_{\text{TERM_ON_EVAL}} = 0.2(V_{\text{DIF_NT_RX}} - V_{\text{DIF_RT_RX}}) \quad (\text{Equation 20})$$

403 The differential termination enable time shall conform with the limit of $T_{\text{TERM_ON_RX}}$.

404 $R_{\text{DIF_RX}}$ is disabled through different triggering events for the HS-MODE, the PWM-MODE, and the SYS-MODE. This results in three different definitions of the differential termination disabled time. All termination disable times are defined using an evaluation level $V_{\text{TERM_OFF_EVAL}}$, which is defined as the 80% level of the voltage difference in the unterminated and terminated state as shown by the following equation:

$$V_{\text{TERM_OFF_EVAL}} = 0.8(V_{\text{DIF_NT_RX}} - V_{\text{DIF_RT_RX}}) \quad (\text{Equation 21})$$

405 In HS-MODE, the differential termination disable time $T_{\text{TERM_OFF_HS_RX}}$ is defined as the time starting after $20U_{\text{I_HS}}$ following a MARKER2 until the time when the differential input voltage reaches $V_{\text{TERM_OFF_EVAL}}$. The differential termination disable time shall conform with the limit of $T_{\text{TERM_OFF_HS_RX}}$ in HS-MODE.


406 In PWM-MODE, the differential termination disable time $T_{\text{TERM_OFF_PWM_RX}}$ is defined as the time starting after $9T_{\text{PWM_RX}}$ following a MARKER2 until the time when the differential input voltage reaches $V_{\text{TERM_OFF_EVAL}}$. The differential termination disable time shall conform with the limit of $T_{\text{TERM_OFF_HS_RX}}$ in PWM-MODE.

407 In SYS-MODE, the differential termination disable time $T_{\text{TERM_OFF_SYS_RX}}$ is defined as the time starting after $10U_{\text{I_SYS}}$ following a MARKER2 until the time when the differential input voltage reaches $V_{\text{TERM_OFF_EVAL}}$. The differential termination disable time shall conform with the limit of $T_{\text{TERM_OFF_SYS_RX}}$ in SYS-MODE.

5.2.1.5 Return Loss

408 The receiver return loss parameter is based on the S-parameter definition in <<<TBD section>>>. The differential receiver return loss SDD_{RX} is defined for an M-RX whose termination resistor is enabled. SDD_{RX} is defined at the PINs such that it includes contributions from the on-chip circuitry as well as from the package. In the unterminated state the PIN capacitance should be limited by $C_{\text{PIN_RX}}$.

409 The SDD_{RX} template is shown in Figure 37 along with the return loss values at certain corner frequencies $f_{\text{SYS_MAX}}$, f_{HS} , and $f_{\text{HS_MAX}}$. The differential receiver return loss of an M-RX shall conform with the specification limits of SDD_{RX} .

Figure 37 Template for Differential Receiver Return Loss SDD_{RX}

5.2.2 Common M-RX Parameters

410 The common electrical and timing parameters of an M-RX are summarized in Table 19.

Table 19 Common M-RX Parameters

Symbol	Values		Unit	Description
	Min.	Max.		
M-RX Electrical				
$V_{\text{DIF_RT_RX}}$	60	245	mV	Differential RX voltage amplitude in terminated state. Defined for test pattern. Defined for test pattern ¹ . See Section 5.2.1.2.
$V_{\text{DIF_NT_RX}}$	120	490	mV	Differential RX voltage amplitude in unterminated state. Defined for test pattern ¹ . See Section 5.2.1.2.
$V_{\text{CM_RX}}$	25	330	mV	RX common-mode voltage ² . Defined for test pattern ¹ . See Section 5.2.1.2.
M-RX Resistance				
$R_{\text{DIF_RX}}$	80	110	Ω	Differential input resistance ³ . Defined over $V_{\text{DIF_RX}}$ range. See Section 5.2.1.3.
M-RX Timing				
$T_{\text{TERM_ON_RX}}$		5.0	ns	Differential termination enable time. See Section 5.2.1.4.

Table 19 Common M-RX Parameters (continued)

Symbol	Values		Unit	Description
	Min.	Max.		
$T_{\text{TERM_OFF_HS_RX}}$		5.0	ns	Differential termination disable time in HS-MODE ⁴ . See Section 5.2.1.4.
$T_{\text{TERM_OFF_PWM_RX}}$		tbd	ns	Differential termination disable time in PWM-MODE ⁵ . See Section 5.2.1.4.
$T_{\text{TERM_OFF_SYS_RX}}$		tbd	ns	Differential termination disable time in SYS-MODE ⁶ . See Section 5.2.1.4.

1. $CRPAT$ and $CJT PAT$ to be used for test.

2. The values include a ground shift of ± 50 mV between the M-TX and M-RX.

3. The tolerance for the minimum and the maximum of $R_{\text{DIF_RX}}$ is different when a nominal resistance of 100Ω is assumed. The reason for the 20Ω decrease of the minimum is to cope with interconnect resistances below 50Ω . However, for the maximum only an increase of 10Ω is specified to limit the voltage drop over $R_{\text{DIF_RX}}$.

4. $T_{\text{TERM_OFF_HS_RX}}$ may be negative when $R_{\text{DIF_RX}}$ is disabled during the reception of $20 UI_{\text{HS}}$ of either DIF-P or DIF-N.

5. $T_{\text{TERM_OFF_PWM_RX}}$ may be negative when $R_{\text{DIF_RX}}$ is disabled during the reception of $9 \cdot T_{\text{PWM_RX}}$ of either PWM-b1 or PWM-b0.

6. $T_{\text{TERM_OFF_SYS_RX}}$ may be negative when $R_{\text{DIF_RX}}$ is disabled during the reception of $10 UI_{\text{SYS}}$ of DIF-N.

5.2.3 HS-RX Characteristics

- 411 This section contains the electrical and timing characteristics specific to an HS-RX which are not covered by the common M-RX characteristics in Section 5.2.1.

5.2.3.1 LANE-to-LANE Skew

- 412 The HS-RX LANE-to-LANE skew $T_{\text{L2L_HS_RX}}$ is defined as the time between the differential zero crossings of the differential input signal $V_{\text{DIF_RX}}(t)$ at any two HS-RXs in one SUB-LINK when test patterns are applied at both HS-RX PINs. Any two HS-RXs in one SUB-LINK shall tolerate a LANE-to-LANE skew in the specification limits of $T_{\text{L2L_HS_RX}}$.

5.2.3.2 Receiver Jitter Tolerance

- 413 The receiver total jitter tolerance TJ_{RX} is defined similarly to the transmitter total jitter TJ_{TX} . TJ_{RX} is the sum of the receiver sinusoidal jitter tolerance SJ_{RX} and the receiver random jitter tolerance RJ_{RX} of the differential input signal $V_{\text{DIF_RX}}(t)$. The sequence of jitter events of a signal is a sinusoidal jitter when the jitter events vary sinusoidally from edge to next edge, oscillating between two peaks at a significantly smaller frequency than the transmission rate. The sinusoidal jitter is characterized by its oscillation frequency $f_{\text{SJ_RX}}$ and its amplitude which value is identical to the receiver sinusoidal jitter tolerance SJ_{RX} . SJ_{RX} is used as a model for the deterministic jitter of an HS-TX. TJ_{RX} is shown by the following equation:

$$TJ_{\text{RX}} = SJ_{\text{RX}} + RJ_{\text{RX}} \quad (\text{Equation 22})$$

- 414 The eye opening at the HS-RX input for the required confidence limit CL is defined by $1 - TJ_{\text{RX}}$, where TJ_{RX} is the total jitter tolerance of an HS-RX.
- 415 TJ_{RX} and SJ_{RX} are defined over the frequency range from $f_{\text{L_RX}}$ to $f_{\text{U_RX}}$. In addition, the receiver short term total jitter tolerance $STTJ_{\text{RX}}$ and the receiver short term sinusoidal jitter tolerance $STSJ_{\text{RX}}$, which limit the jitter within a $30UI_{\text{HS}}$ signal sequence, are specified due to the BURST type of an HS-MODE transmission.

$STTJ_{RX}$ and $STSJ_{RX}$ are defined over the frequency range from $f_{L_STJ_RX}$ to f_{U_RX} . $STTJ_{RX}$ is shown by the following equation:

$$STTJ_{RX} = STSJ_{RX} + RJ_{RX} \quad (\text{Equation 23})$$

- 416 The receiver total jitter tolerance TJ_{RX} is defined for the differential input signal $V_{DIF_RX}(t)$ at the differential zero crossings when a CJTPAT test pattern is applied at an HS-RX.
- 417 The receiver sinusoidal jitter tolerance SJ_{RX} is defined for the differential input signal $V_{DIF_RX}(t)$ at the differential zero crossings when a CJTPAT test pattern, having a sinusoidal jitter with an oscillation frequency f_{SJ_RX} , is applied at an HS-RX, where f_{SJ_RX} is either f_{SJ1_RX} , f_{SJ2_RX} , f_{SJ3_RX} , or f_{SJ4_RX} , f_{SJ3_RX} is only part of this list, if it is within the range set by f_{SJ1_RX} and f_{SJ3_RX} .
- 418 An HS-RX shall tolerate a CJTPAT test pattern with a sinusoidal jitter SJ_{RX} on to which the random noise RJ_{RX} is superpositioned, where the value of RJ_{RX} is indirectly specified through Equation 22.
- 419 The receiver total short term jitter tolerance $STTJ_{RX}$ is defined for the differential input signal $V_{DIF_RX}(t)$ at the differential zero crossings when a CJTPAT test pattern is applied at an HS-RX.
- 420 The receiver short term sinusoidal jitter tolerance $STSJ_{RX}$ is defined for the differential input signal $V_{DIF_RX}(t)$ at the differential zero crossings when a CJTPAT test pattern, having a sinusoidal jitter with an oscillation frequency f_{SJ_RX} , is applied at an HS-RX, where f_{SJ_RX} is either f_{SJ3_RX} , f_{SJ4_RX} , f_{SJ5_RX} , or f_{SJ6_RX} , f_{SJ3_RX} is only part of this list, if it is within the range set by f_{SJ4_RX} and f_{SJ6_RX} .
- 421 An HS-RX shall tolerate a CJTPAT test pattern with a short term sinusoidal jitter $STSJ_{RX}$ on to which the random noise RJ_{RX} is superpositioned, where the value of RJ_{RX} is indirectly specified through Equation 23. The value of RJ_{RX} for the short term jitter differs from the value of RJ_{RX} for the normal jitter.

5.2.3.3 Receiver Eye Opening and Accumulated Differential Receiver Input Voltage

- 422 An accumulated differential input voltage amplitude $V_{DIF_ACC_RX}$ defines the minimum vertical receiver eye opening. $V_{DIF_ACC_RX}$ is shown in Figure 38. $V_{DIF_ACC_RX}$ applies to a SYS-RX, to a PWM-RX, and to an HS-RX operated in HS-GEAR1. They shall detect a differential input signal at the RXDP and RXDN PINs, whose accumulated differential input voltage amplitude conforms with the limit of $V_{DIF_ACC_RX}$.
- 423 The receiver eye may be reopened to, e.g. 50 mV, by use of a simple Linear Time Equalizer.
- 424 An HS-RX operated in HS-GEAR2 or HS-GEAR3 shall detect a differential input signal at the RXDP and RXDN PINs, whose accumulated differential input voltage amplitude conforms with the limit of $V_{DIF_ACC_RX_G2}$ or $V_{DIF_ACC_RX_G3}$, respectively.
- 425 The minimum value of V_{DIF_RX} , as described in Section 5.2.1.2, defines the minimum instantaneous differential input voltage amplitude at the M-RX PINs. In addition, the accumulated differential receiver input voltage $V_{DIF_ACC_RX}$ is defined as the minimum differential voltage amplitude within an accumulated eye diagram generated from a test pattern. $V_{DIF_ACC_HS_G1_RX}$, $V_{DIF_ACC_HS_G2_RX}$, and $V_{DIF_ACC_HS_G3_RX}$ are the accumulated differential receiver input voltages for an HS-RX operated in HS-G1, HS-G2, and HS-G3, respectively. The receiver eye opening T_{EYE_RX} is defined as the duration over which the differential voltage amplitude is larger than $V_{DIF_ACC_RX}$ in the accumulated eye diagram generated from a test pattern. The total receiver jitter tolerance TJ_{RX} is defined as the duration between the earliest and latest differential zero crossing at one crossing point in the accumulated eye diagram generated from a test pattern. $V_{DIF_ACC_RX}$, T_{EYE_RX} , and TJ_{RX} are shown in Figure 38.
- 426 An HS-RX shall receive an input signal at the RXDP and RXDN PINs which conforms with the limits of $V_{DIF_ACC_RX}$, T_{EYE_RX} , and TJ_{RX} . Definitions given in Figure 38 are based on the accumulated eye for the required confidence limit CL .




Figure 38 Receiver Eye Diagram

5.2.3.4 Receiver Pulse Width

- 427 The receiver pulse width T_{PULSE_RX} is defined as the minimum time between the differential zero crossings of the differential input signal $V_{DIF_RX}(t)$ when a test pattern is applied at the RXDP and RXDN PINs of an HS-RX. T_{PULSE_RX} is shown in Figure 39 for a DIF-P pulse. Each symbol has to conform with both the receiver eye diagram given in Figure 38 and the receiver pulse width in Figure 39 to ensure reliable reception.
- 428 An HS-RX shall detect an input signal whose receiver pulse width conforms with the limit of T_{PULSE_RX} .




Figure 39 Receiver Pulse Width

5.2.3.5 HS-RX Parameters

429 The electrical and timing parameters of the HS-RX are summarized in Table 20.

Table 20 HS-RX Parameters

Symbol	Values		Unit	Description
	Min.	Max.		
HS-RX Electrical				
$V_{DIF_ACC_HS_G1_RX}$	40		mV	Accumulated differential receiver input voltage for HS-G1 ¹ . Defined for test pattern ^{2,3} . See Section 5.2.3.3.
$V_{DIF_ACC_HS_G2_RX}$	tbd		mV	Accumulated differential receiver input voltage for HS-G2 ¹ . Defined for test pattern ^{2,3} . See Section 5.2.3.3.
$V_{DIF_ACC_HS_G3_RX}$	tbd		mV	Accumulated differential receiver input voltage for HS-G3 ¹ . Defined for test pattern ^{2,3} . See Section 5.2.3.3.
HS-RX Timing				
$T_{L2L_HS_RX}$	tbd	tbd	ns	LANE-to-LANE skew. Defined for test pattern ^{2,3} . See Section 5.2.3.1.
T_{EYE_RX}	0.20		UI _{HS}	Receiver eye opening. Defined for test pattern ^{2,3} over a statistical confident record set ⁶ . See Section 5.2.3.3.
T_{PULSE_RX}	0.80		UI _{HS}	Receiver pulse width. Defined for test pattern ^{2,3} . See Section 5.2.3.4.
HS-RX Jitter				
SJ_{RX}		0.35	UI _{HS}	Receiver sinusoidal jitter tolerance ⁴ . Defined for test pattern ² and frequencies f_{SJ1_RX} , f_{SJ2_RX} , f_{SJ3_RX} ⁵ , and f_{SJ4_RX} for a statistical confident record set ^{3,6,7} . See Section 5.2.3.2.
$STSJ_{RX}$		0.20	UI _{HS}	Receiver short term sinusoidal jitter tolerance ⁴ . Defined for test pattern ² and frequencies f_{SJ3_RX} ⁸ , f_{SJ4_RX} , f_{SJ5_RX} , and f_{SJ6_RX} for a statistical confident record set ^{3,7,9} . See Section 5.2.3.2.
TJ_{RX}		0.52	UI _{HS}	Receiver total jitter tolerance ⁴ . Defined for test pattern ² and a statistical confident record set ^{3,6,7} . See Section 5.2.3.2.
$STTJ_{RX}$		0.30	UI _{HS}	Receiver short term total jitter tolerance ⁴ . Defined for test pattern ² and a statistical confident record set ^{3,7,9} . See Section 5.2.3.2.

1. Measurement based on accumulative eye diagram.

2. CRPAT and CJTPAT to be used for test.

3. The test has to be performed at the maximum data rate of the applicable HS-GEAR.

4. Accumulated jitter as defined by the jitter model in Section 5.2.3.2.

5. f_{SJ3_RX} only applies if following inequation holds: $f_{SJ1_RX} < f_{SJ3_RX} < f_{SJ4_RX}$.

6. Filtered using a reference tracking function equivalent to a bandpass from f_{L_RX} up to f_{U_RX} .

7. Measured over the confidence interval CL of the distribution function of the differential zero crossings of the input signal.

8. f_{SJ3_RX} only applies if following inequation holds: $f_{SJ4_RX} < f_{SJ3_RX} < f_{SJ6_RX}$.
 9. Filtered using a reference tracking function equivalent to a bandpass from $f_{L_STJ_RX}$ up to f_{U_RX} .

5.2.4 PWM-RX Characteristics

- 430 This section contains the timing characteristics specific to a PWM-RX which are not covered by the common M-RX characteristics in Section 5.2.1. The PWM signaling scheme is defined in Section 4.3.2.

5.2.4.1 Accumulated differential Receiver Input Voltage

- 431 The minimum value of V_{DIF_RX} , as described in Section 5.2.1.2, defines the minimum instantaneous differential input voltage amplitude at the M-RX PINs. In addition, the accumulated differential receiver input voltage $V_{DIF_ACC_PWM_RX}$ is defined as the minimum differential voltage amplitude within an accumulated eye diagram generated from a test pattern, when the PWM-RX is operated in PWM-G5, PWM-G6, or PWM-G7.
- 432 An PWM-RX operated in PWM-G5, PWM-G6, or PWM-G7 shall detect a differential input signal at the RXDP and RXDN PINs, whose accumulated differential input voltage amplitude conforms with the limit of $V_{DIF_ACC_PWM_RX}$.

5.2.4.2 PWM Bit Duration, Bit Duration Tolerance, and Ratio

- 433 The PWM receive bit duration T_{PWM_RX} is defined as the duration between the differential zero crossings of two consecutive falling edges in a PWM signal at the PWM-RX input. $T_{PWM_MINOR_RX}$, $T_{PWM_MAJOR_RX}$, and T_{PWM_RX} are shown in Figure 40. The PWM receive bit duration T_{PWM_RX} is, for all PWM GEARS, the sum of its durations $T_{PWM_MINOR_RX}$ and $T_{PWM_MAJOR_RX}$, as shown in the following equation:

$$T_{PWM_RX} = T_{PWM_MINOR_RX} + T_{PWM_MAJOR_RX} \quad (\text{Equation 24})$$

- 434 The limits of T_{PWM_RX} are, for all PWM GEARS, identical to the limits of T_{PWM_TX} .
 435




Figure 40 RX Minor and Major Duration in a PWM Signal

- 436 $T_{\text{PWM_MINOR_RX}}$ and $T_{\text{PWM_MAJOR_RX}}$ are determined by $T_{\text{PWM_RX}}$ and the PWM receive ratio $k_{\text{PWM_RX}}$ for PWM-G1 and higher PWM GEARS. $k_{\text{PWM_RX}}$ is defined as the ratio of $T_{\text{PWM_MAJOR_RX}}$ and $T_{\text{PWM_MINOR_RX}}$ of one PWM bit, as shown in following equation:

$$k_{\text{PWM_RX}} = \frac{T_{\text{PWM_MAJOR_RX}}}{T_{\text{PWM_MINOR_RX}}} \quad (\text{Equation 25})$$

- 437 For PWM-G0, the minor duration $T_{\text{PWM_G0_MINOR_RX}}$ is directly specified. The range of $T_{\text{PWM_G0_MINOR_RX}}$ is defined based on the minor duration in PWM-G1.
- 438 The PWM receive bit duration tolerance $TOL_{\text{PWM_G1_RX}}$ is the allowed tolerance of an instantaneous PWM bit duration $T_{\text{PWM_RX}}(i)$ during a LINE-READ state in PWM-G1. $TOL_{\text{PWM_G1_RX}}$ is defined as the ratio of $T_{\text{PWM_RX}}(i)$ and the average of N PWM receive bit durations during LINE-READ, as shown in the following equation:

$$TOL_{\text{PWM_G1_RX}} = \frac{T_{\text{PWM_RX}}(i)}{\frac{1}{N} \sum_{i=1}^N T_{\text{PWM_RX}}(i)} \quad (\text{Equation 26})$$

- 439 where N is a defined number of PWM bits, and i is in the range of 1 to N .
- 440 While the $T_{\text{PWM_RX}}$ range is wide for a PWM GEAR, $TOL_{\text{PWM_G1_RX}}$ limits the variation of an instantaneous PWM receive bit duration $T_{\text{PWM_RX}}(i)$ during a LINE-READ state. $TOL_{\text{PWM_G1_RX}}$ is not defined for states other than LINE-READ during a PWM-BURST.
- 441 A PWM-RX shall detect a PWM input signal whose PWM receive bit duration $T_{\text{PWM_RX}}$ is in the specified range of the operational PWM GEAR during a PWM-BURST. For PWM-G1 and higher GEARS, the PWM receive ratio $k_{\text{PWM_RX}}$ shall be in the specified range for each PWM bit. For PWM-G0, the minor duration $T_{\text{PWM_MINOR_G0_RX}}$ shall be in the specified range for each PWM bit.
- 442 A PWM-RX shall detect a PWM input signal whose PWM receive bit duration tolerance is in the limits of $TOL_{\text{PWM_G1_RX}}$ during LINE-READ in PWM-G1.

5.2.4.3 LANE-to-LANE Skew

- 443 The PWM-RX LANE-to-LANE skew $T_{\text{L2L_PWM_RX}}$ is defined as the time between the differential zero crossings of the falling edges of the differential input signal $V_{\text{DIF_RX}}(t)$ at any two PWM-RXs in one SUB-LINK when test patterns are applied at both PWM-RX PINs. Any two PWM-RXs in one SUB-LINK shall tolerate a LANE-to-LANE skew in the specification limits of $T_{\text{L2L_PWM_RX}}$.

5.2.4.4 PWM-RX Parameters

- 444 The timing parameters of the PWM-RX are shown in Table 21.

Table 21 PWM-RX Parameters

Symbol	Values		Unit	Description
	Min.	Max.		
PWM-RX Electrical				
$V_{\text{DIF_ACC_PWM_RX}}$	40		mV	Accumulated differential RX voltage amplitude ¹ . Defined for test pattern ² in PWM-G5, PWM-G6, and PWM-G7. See Section 5.2.4.1.
PWM-RX Timing				
$T_{\text{PWM_G0_RX}}$	1/3	1/0.01	μs	PWM receive bit duration in PWM-G0. Defined for test pattern ² . See Section 5.2.4.2.
$T_{\text{PWM_G1_RX}}$	1/9	1/3	μs	PWM receive bit duration in PWM-G1. Defined for test pattern ² . See Section 5.2.4.2.
$T_{\text{PWM_G2_RX}}$	1/18	1/6	μs	PWM receive bit duration in PWM-G2. Defined for test pattern ² . See Section 5.2.4.2.
$T_{\text{PWM_G3_RX}}$	1/36	1/12	μs	PWM receive bit duration in PWM-G3. Defined for test pattern ² . See Section 5.2.4.2.
$T_{\text{PWM_G4_RX}}$	1/72	1/24	μs	PWM receive bit duration in PWM-G4. Defined for test pattern ² . See Section 5.2.4.2.
$T_{\text{PWM_G5_RX}}$	1/144	1/48	μs	PWM receive bit duration in PWM-G5. Defined for test pattern ² . See Section 5.2.4.2.
$T_{\text{PWM_G6_RX}}$	1/288	1/96	μs	PWM receive bit duration in PWM-G6. Defined for test pattern ² . See Section 5.2.4.2.
$T_{\text{PWM_G7_RX}}$	1/576	1/192	μs	PWM receive bit duration in PWM-G7. Defined for test pattern ² . See Section 5.2.4.2.
$TOL_{\text{PWM_G1_RX}}$	0.89	1.11		PWM receive bit duration tolerance in PWM-G1. Defined for test pattern ² during LINE-READ. See Section 5.2.4.2.
N	50			Number of PWM bits. $TOL_{\text{PWM_G1_RX}}$ has to be met during LINE-READ state over N PWM bits. See Section 5.2.4.2.
$T_{\text{PWM_G0_MINOR_RX}}$	1/27	1/9	μs	PWM receive minor duration in PWM-G0. Defined for test pattern ² . See Section 5.2.4.2.
$k_{\text{PWM_RX}}$	0.60/0.40	0.75/0.25		PWM receive ratio for PWM-G1 and higher PWM GEARS. Defined for test pattern ² . See Section 5.2.4.2.
$T_{\text{L2L_PWM_RX}}$			$T_{\text{PWM_RX}}$	LANE-to-LANE skew. Defined for test pattern ² . See Section 5.2.4.3.

1. Measurements based on accumulative eye diagram.

2. CRPAT and CJTPAT to be used for test.

5.2.5 SYS-RX Characteristics

445 This section contains the timing characteristics specific to a SYS-RX which are not covered by the common M-RX characteristics in Section 5.2.1.

5.2.5.1 LANE-to-LANE Skew

446 The SYS-RX LANE-to-LANE skew $T_{L2L_SYS_RX}$ is defined as the time between the differential zero crossings of the differential input signal $V_{DIF_RX}(t)$ at any two SYS-RXs in one SUB-LINK when test patterns are applied at both SYS-RX pins. Any two SYS-RXs in one SUB-LINK shall tolerate a LANE-to-LANE skew in the specification limits of $T_{L2L_SYS_RX}$.

5.2.5.2 Setup and Hold Times

447 Some parameters of the SYS-BURST mode have to be defined by the protocol specification, as described in Section 5.1.4.3. The setup and hold times of the data signal at the SYS-RX input with respect to the reference clock signal belong to the parameters which are defined in the protocol specification. The differential zero crossing of the differential signal at the SYS-RX input is used as reference timing point for such a definition. Thus, Interoperability in SYS-BURST mode is partly ensured by the protocol specification.

5.2.5.3 SYS-RX Parameters

448 The timing parameters for SYS-RX are summarized in Table 22.

Table 22 SYS-RX Parameters

Symbol	Values		Unit	Description
	Min.	Max.		
$T_{L2L_SYS_RX}$	tbd	tbd	U _{ISYS}	LANE-to-LANE skew. Defined for test pattern ¹ . See Section 5.2.5.1.

¹. CRPAT and CJTPAT to be used for test.

5.2.6 SQ-RX Characteristics

449 This section contains the electrical and timing characteristics specific to a SQ-RX which are not covered by the common M-RX characteristics in Section 5.2.1. The SQ-RX drives a DIF-Z LINE state in certain states. Additionally, the SQ-RX can monitor the LINE state to detect a non-squelch state. The operation of the SQ-RX is described in Section 4.6.

5.2.6.1 Squelch Common-mode Voltage and Squelch Differential Voltage

450 The squelch common-mode voltage signal $V_{CM_SQ}(t)$ is defined as the arithmetic mean value of the voltage signals $V_{RXDP}(t)$ and $V_{RXDN}(t)$ when the SQ-RX drives a DIF-Z at RXDP and RXDN while the LINE is not driven from the M-TX. V_{CM_SQ} is defined as the amplitude of $V_{CM_SQ}(t)$. $V_{CM_SQ}(t)$ can be calculated from following equation:

$$V_{CM_SQ}(t) = \frac{V_{RXDP}(t) + V_{RXDN}(t)}{2} \quad (\text{Equation 27})$$

451 A SQ-RX shall keep the squelch common-mode voltage at the M-RX PINs within the limits of V_{CM_SQ} while driving a DIF-Z and the LINE is not driven from the M-TX.

- 452 The squelch differential voltage signal $V_{\text{DIF_SQ}}(t)$ is defined as the difference of the signal voltages $V_{\text{RXDP}}(t)$ and $V_{\text{RXDN}}(t)$ at the M-RX PINs when the SQ-RX drives a DIF-Z at RXDP and RXDN while the LINE is not driven from the M-TX. $V_{\text{DIF_SQ}}$ is defined as the amplitude of $V_{\text{DIF_SQ}}(t)$. $V_{\text{DIF_SQ}}(t)$ can be calculated from following equation:

$$V_{\text{DIF_SQ}}(t) = V_{\text{RXDP}}(t) - V_{\text{RXDN}}(t) \quad (\text{Equation 28})$$

- 453 The SQ-RX shall control the signal voltages at the M-RX PINs such that the squelch differential voltage is below the limit of $V_{\text{DIF_SQ}}$, while the SQ-RX drives a DIF-Z and the LINE is not driven from the M-TX.
- 454 The limits of $V_{\text{CM_SQ}}$ and of $V_{\text{DIF_SQ}}$ can be achieved by use of a differential resistor or two single-ended resistors, for instance. $V_{\text{CM_SQ}}$ and of $V_{\text{DIF_SQ}}$ impose limits on the M-RX input resistances at RXDP and RXDN. The lower value of the M-RX input resistances at RXDP and RXDN has to be such that an M-TX with Small Amplitude can drive the LINE from the non-squelch state to the squelch state while the SQ-RX is driving DIF-Z. The upper value of the M-RX input resistances is limited by the PIN leakage currents of the M-TX, the PIN leakage currents of the M-RX, and the mismatch of the M-TX PIN leakage currents. The M-RX input resistances has to be such that the limits of $V_{\text{CM_SQ}}$ and of $V_{\text{DIF_SQ}}$ are met for the specified M-RX and M-TX PIN leakage currents while the SQ-RX is driving DIF-Z.

5.2.6.2 Squelch Exit Voltage

- 455 The squelch exit voltage V_{SQ} is the threshold voltage of the SQ-RX, which shall operate when the common-mode voltage is in the $V_{\text{CM_SQ}}$ range. When enabled the SQ-RX shall indicate a squelch state of the LINE, as long as the voltage difference of V_{RXDN} and V_{RXDP} is smaller than the minimum squelch exit voltage V_{SQ} , i.e., squelch shall be indicated when the following relation holds:

$$V_{\text{RXDN}}(t) - V_{\text{RXDP}}(t) < V_{\text{SQ, MIN}} \quad (\text{Equation 29})$$

- 456 When enabled the SQ-RX shall indicate a non-squelch state of the LINE, as long as the voltage difference of V_{RXDN} and V_{RXDP} is larger than the maximum squelch exit voltage V_{SQ} , i.e., non-squelch shall be indicated when the following relation holds:

$$V_{\text{RXDN}}(t) - V_{\text{RXDP}}(t) > V_{\text{SQ, MAX}} \quad (\text{Equation 30})$$

- 457 The SQ-RX does not need to detect if V_{RXDP} is by more than V_{SQ} larger than V_{RXDN} , because it is only required to detect the transition of the LINE state from DIF-Z to DIF-N.

5.2.6.3 Squelch Exit Time

- 458 The squelch exit time T_{SQ} is the duration from non-squelch detection until the M-RX enters the SLEEP state. T_{SQ} is defined from the crossing of the differential signal $V_{\text{RXDN}} - V_{\text{RXDP}}$ with $V_{\text{SQ, MAX}}$ until the M-RX enters the SLEEP state. No value is defined for T_{SQ} , which is an M-RX internal characteristic. However the DIF-N, which is signaled by the M-TX upon exit of the HIBERN8 state for the period T_{RECOVER} , is an upper bound for T_{SQ} . A lower bound is the pulse width of a DIF-N pulse, which is detected as a non-squelch state by the SQ-RX. This pulse width is not specified, but bounded by the squelch pulse rejection.

5.2.6.4 Squelch Pulse and RF Rejection

- 459 The squelch noise pulse width $T_{\text{PULSE_SQ}}$ is defined as the time the M-RX input signal $V_{\text{RXDN}}(t) - V_{\text{RXDP}}(t)$ is larger than $V_{\text{SQ, MAX}}$. $T_{\text{PULSE_SQ}}$ is shown in Figure 41. The SQ-RX shall reject single input noise pulses with an amplitude beyond $V_{\text{SQ, MAX}}$ and shorter than the squelch noise pulse width $T_{\text{PULSE_SQ}}$, where the pulse is of a rectangular shape.

- 460 The noise pulse spacing $T_{\text{SPACE_SQ}}$ is defined as the time between the crossings of two adjacent pulse edges of two different, but adjacent, noise pulses with $V_{\text{SQ_MAX}}$. Multiple pulses shall be rejected by the SQ-RX when the duration between adjacent pulses is larger than $T_{\text{SPACE_SQ}}$. An example of pulses and a DIF-Z to DIF-N transition, which shall be detected as a non-squelch state by the SQ-RX, is shown in Figure 41.
- 461 Furthermore, the SQ-RX has to be tolerant to superimposed RF interferences onto the $V_{\text{RXDP}}(t)$ and $V_{\text{RXDN}}(t)$ signals. This implies an input signal filter. The RF interference is modelled by a sinusoidal signal with a peak interference amplitude $V_{\text{INT_SQ}}$ and an interference frequency $f_{\text{INT_SQ}}$. The RF interference is superimposed on the M-RX input signal. The SQ-RX shall meet all specifications in presence of RF interferences with a peak interference amplitude $V_{\text{INT_SQ}}$ and frequencies higher than the interference frequency $f_{\text{INT_SQ}}$. The interference shall not cause glitches or incorrect operation during signal transitions.




Figure 41 Pulse Rejection and Non-squelch State Detection

5.2.6.5 SQ-RX Parameters

- 462 The electrical and timing parameters of the SQ-RX are summarized in Table 23.

Table 23 SQ-RX Parameters

Symbol	Values		Unit	Description
	Min.	Max.		
SQ-RX Electrical				
V _{SQ}	50	140	mV	Squelch exit voltage. Defined for test pattern ¹ . See Section 5.2.6.2.
V _{DIF_SQ}		20	mV	Squelch differential voltage. Defined for test pattern ¹ . See Section 5.2.6.1.
V _{CM_SQ}	0	330	mV	Squelch common-mode voltage. Defined for test pattern ¹ . See Section 5.2.6.1.
V _{INT_SQ}		200	mV	Peak interference amplitude. Defined for test pattern ¹ . See Section 5.2.6.4.

Table 23 SQ-RX Parameters (continued)

Symbol	Values		Unit	Description
	Min.	Max.		
$f_{\text{INT_SQ}}$	500		MHz	Interference frequency. Defined for test pattern ¹ . See Section 5.2.6.4.
SQ-RX Timing				
$T_{\text{PULSE_SQ}}$		20	ns	Noise pulse width. Defined to test pattern ¹ . See Section 5.2.6.4.
$T_{\text{SPACE_SQ}}$	500		ns	Noise pulse spacing. Defined for test pattern ¹ . See Section 5.2.6.4.

¹. TBD test pattern to be used for test.

5.3 PIN Characteristics

463 The PIN characteristics of an M-TX and of an M-RX are defined in this section.

5.3.1 PIN Capacitance

464 The single-ended PIN capacitance $C_{\text{PIN_RX}}$ of the M-RX is defined as the capacitance between the RXDP and RXDN PINs to ground. $C_{\text{PIN_RX}}$ is the lump sum of all single-ended capacitance at an M-RX PIN. The single-ended PIN capacitance should conform to the limit of $C_{\text{PIN_RX}}$.

465 The PIN capacitance mismatch $\Delta C_{\text{PIN_RX}}$ of an M-RX is defined as the difference of the PIN capacitances at RXDP and RXDN. The PIN capacitance mismatch shall conform to the limits of $\Delta C_{\text{PIN_RX}}$. $\Delta C_{\text{PIN_RX}}$ limits the timing skew between the single-ended signals.

5.3.2 PIN Signal Voltage Range

466 The PIN signal voltage V_{PIN} is defined as the single-ended signal voltage of an M-RX or M-TX PIN to ground. No structure within an M-RX or M-TX shall be damaged when a DC voltage that is within the limits of V_{PIN} is applied at a PIN for an indefinite period of time. The single-ended output signals of an M-TX shall conform with the limits of V_{PIN} .

5.3.3 PIN Leakage Current

467 The PIN leakage current I_{LEAK} is defined as the PIN current flowing in or out of a MODULE when a single-ended voltage in the PIN signal voltage range V_{PIN} is applied at a MODULE PIN. I_{LEAK} is defined for MODULEs which do not drive the LINE and, in the case of an M-RX, whose termination resistor is disabled. The PIN leakage current of every MODULE PIN shall conform with the limits of I_{LEAK} .

468 The PIN leakage current mismatch $\Delta I_{\text{LEAK_TX}}$ is defined as the difference of the PIN leakage currents at the TXDP and TXDN PINs of an M-TX, when signal voltages are applied which conform with the $V_{\text{CM_SQ}}$ and $V_{\text{DIF_SQ}}$ ranges. The PIN leakage current mismatch shall stay in the limits of $\Delta I_{\text{LEAK_TX}}$.

5.3.4 Ground Shift

469 The ground shift $V_{\text{GND SH}}$ is defined as the ground potential difference of an M-TX and M-RX within a LANE. The ground shift of MODULEs within a LANE shall conform with the limits of $V_{\text{GND SH}}$.

470 The ground shift is taken into account in the definition of signal voltage parameters. It does not need to be added on top of any signal parameter.

5.3.5 PIN Parameters

471 The common PIN characteristics of an M-RX and M-TX are summarized in Table 24.

Table 24 PIN Parameters

Symbol	Values		Unit	Description
	Min.	Max.		
C_{PIN}		1.5	pF	PIN capacitance. Effective PIN capacitance to ground at an M-RX PIN ¹ .
ΔC_{PIN}	-0.15	0.15	pF	Mismatch of PIN capacitance. Mismatch of M-RX PIN capacitances ² .
V_{PIN}	-100	600	mV	PIN signal voltage range. Signal voltage range.
I_{LEAK}	-10	10	μA	PIN leakage current. Measured over PIN signal voltage range.
ΔI_{LEAK}	-5	5	μA	PIN leakage current mismatch. Measured over signal voltage range ³ .
V_{GNDSH}	-50	50	mV	Ground shift. Ground shift between M-TX and M-RX.

1. Includes package capacitance.

2. For recommended PIN capacitance only.

3. Only specified for M-TX PINs.

6 Electrical Interconnect

- 472 This section is mainly only informative except for the return loss specifications for the M-TX and M-RX, which are mandatory. All interconnect content is intended as an implementation guideline. If it is strictly followed a system is expected to function. However, a system may also function even when the interconnect recommendations are not fully met, but this depends on the characteristics of the M-TX and M-RX.
- 473 The LINE is the interconnect between M-TX and an M-RX which conducts the interface signals between two physical layers. This includes differential signalling for both high speed and low speed data transfer. Thus, the LINE should be implemented by means of balanced, differential, point-to-point transmission lines referenced to ground. The LINE may consist of several cascaded transmission lines, such as printed circuit boards, flex-foils, or cable connections that may also include vias and connectors.
- 474 A LANE is a unidirectional connection of an M-TX and an M-RX via a LINE. The overall LANE performance is therefore determined by the combination of these three elements. This section defines the characteristics of the LINE. For example, tightly coupled lines may be chosen to provide greater confinement of the propagating interface signal fields and thus, to improve isolation parameters for a given application.
- 475 The tolerances for characteristic impedances of the LINE and the tolerance on LINE termination impedances for M-TX and M-RX are specified by means of S-parameter templates over the whole operating frequency range.




Figure 42 Point-to-Point Interconnect

6.1 Definitions

- 476 The frequency f_{HS} is defined by the frequency of the current data rate for high-speed data transmission and can be expressed by the following equation:

$$f_{HS} = \frac{1}{2UI_{HS}} \quad (\text{Equation 31})$$

- 477 with UI_{HS} given as the Unit Interval defined in <<<Section TBD>>>. The frequency f_{HS_MAX} is defined by the following equation:

$$f_{HS_MAX} = \frac{3}{4}f_{HS_MAX_BAUD} \quad (\text{Equation 32})$$

- 478 where $f_{HS_MAX_BAUD}$ is the frequency of the highest data rate. The frequency f_{HS_MIN} is defined by the following equation:

$$f_{HS_MIN} = \frac{1}{10}f_{HS_MIN_BAUD} \quad (\text{Equation 33})$$

- 479 where $f_{HS_MIN_BAUD}$ is the frequency of the smallest data rate for high-speed data transmission. The frequency f_{MAX} indicates the maximum frequency of a system implementation.

- 480 The frequency f_{PWM_MAX} is defined by the following equation:

$$f_{PWM_MAX} = \frac{2}{3}f_{PWM_MAX_BAUD} \quad (\text{Equation 34})$$

- 481 where $f_{PWM_MAX_BAUD}$ is the frequency of the highest data rate in PWM mode. The frequency f_{SYS_MAX} is defined as the maximum of the reference clock f_{SYS} .

- 482 The LINE delay T_{LINE} is the time during which a signal is transmitted from the M-TX port of a LINE to its M-RX port. It is measured between the differential zero crossings of one signal at both ports.
- 483 The inter-LINE skew $T_{\text{SKEW_LINE}}$ is the skew between different LINES within a multi-LANE SUB-LINK due to LINE mismatches. M-TX as well as M-RX mismatches do not contribute to $T_{\text{SKEW_LINE}}$. $T_{\text{SKEW_LINE}}$ is measured between the differential zero crossings of the LINE signals at the M-RX ports within a multi-LANE SUB-LINK. $T_{\text{SKEW_LINE}}$ should be met at the M-RX ports within a multi-LANE SUB-LINK, when signals at the M-TX ports do not have a skew.
- 484 The LINE reference impedance is denominated by Z_0 . The S-parameters are defined based on Z_0 .

6.1.1 Interconnect Parameters

- 485 The electrical and timing parameters of the interconnect are summarized in Table 25.

Table 25 Interconnect Parameters

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
LINE delay	T_{LINE}		7	ns	Measured between differential zero crossings at test points ¹ with conformance test signal source ² and pattern ³ .
Inter-LINE skew	$T_{\text{SKEW_LINE}}$	TBD	TBD	ns	Skew between LINES in a multi-LANE SUB-LINK. Measured between differential zero crossings at test points ⁴ with conformance test signal source ⁵ and pattern ³ .
LINE reference impedance	Z_0	49.5	50.5	Ω	Nominal reference impedance for definition of S-parameters ⁶ .

1. Measured between LINE input port and LINE output port, which is terminated by a 100 Ω reference resistor R_{REF} and 1.5 pF reference capacitors C_{REF} at both pins.

2. External signal source connected to LINE input port.

3. Test pattern at maximum data rate shall be used for test.

4. Measured at LINE output ports within a multi-LANE SUB-LINK, each terminated by a 100 Ω reference resistor R_{REF} and 1.5 pF reference capacitors C_{REF} at each pin.

5. External signal source connected to all LINE input ports within a multi-LANE SUB-LINK.

6. Tolerance defined for measurement setup. Nominal resistance for calculations is 50 Ω .

6.2 S-parameter Specifications

- 486 The characteristics of the LINE are specified by S-parameters for the M-TX, the LINE, and the M-RX. The LINE is defined by mixed-mode 4-port S-parameters while M-RX and M-TX are specified by mixed-mode reflection parameters. The S-parameter limits are defined by means of templates.
- 487 The LANE characteristics depend on the targeted bit rates. Most S-parameters are specified on a normalized frequency axis. Only parameters that are important for the suppression of external RF interference are specified on an absolute frequency scale. This scale extends up to f_{MAX} .
- 488 Only the overall characteristics of the LINE and the maximum reflection of M-RX and M-TX are specified. This fully specifies the signal behavior at the M-RX and the M-TX PINs.

6.3 Characterization Conditions

- 489 All S-parameter definitions are based on a reference impedance Z_0 . The characterization can be done with a measurement system the scheme of which is shown in Figure 43. $V_{C[PORT]}$ denotes the common-mode voltage at a specific port whereas $V_{D[PORT]}$ denotes the differential voltage at a specific port.




Figure 43 Setup for S-parameter Characterization of M-RX, M-TX, and LINE

- 490 The syntax of S-parameters is $S[\text{measured-mode}][\text{driven-mode}][\text{measured-port}][\text{driven-port}]$, where measured-mode and driven-mode can be either “c” or “d” to indicate common-mode or differential mode, respectively, and measured-port and driven-port can be either “1” or “2”. For example, Sdd21 of the LINE is the reflected differential signal at port 2 due to a differential signal driven at port 1, and Sdc22 is the measured differential reflected signal at port 2 due to a common-mode signal driven at port 2.

6.4 Interconnect Specifications

- 491 The LINE is specified by means of mixed-mode 4-port S-parameter templates. This includes the differential and common-mode, insertion and return losses, and mode-conversion limits.
- 492 The set of S-parameters is a limit for long links (< 30 cm) where the large swing Transmitter voltage is utilized.

6.4.1 Differential Characteristics

6.4.1.1 Insertion Loss

- 493 The differential transfer behavior (insertion loss) of the LINE is specified by the Sdd21 and Sdd12 template shown in Figure 44 for HS-GEAR1 and PWM GEARS.




Figure 44 Template for Differential Insertion Loss for HS-GEAR1 and PWM GEARS

6.4.1.2 Return Loss

494 The differential return loss (differential reflection) of an M-TX port and of an M-RX port is specified by SDD_{TX} and SDD_{RX} , respectively. SDD_{TX} and SDD_{RX} shall match the template shown in Figure 45.

495 Note:

496 *Shielding of interconnect should be added. There shall be some EMI reducing strategies mentioned.*




Figure 45 Template for Differential Return Loss at Both Ports

6.4.2 Common-mode Characteristics

- 497 The common-mode reflection coefficients Scc11 and Scc22 (common-mode return loss) should both be below -6 dB at frequencies up to $f_{\text{HS_MAX}}$.

6.4.3 Mode-Conversion Limits

- 498 All mixed-mode, 4-port S-parameters for differential to common-mode conversion, and vice-versa, should be below -26 dB for frequencies up to f_{MAX} . This includes Sdc12 , Scd21 , Scd12 , Sdc21 , Sdc11 , and Sdc22 .

6.4.4 Inter-Line Cross Coupling

- 499 The common-mode to differential inter-LINE cross coupling between differential LINES should meet the requirements shown in Figure 46.




Figure 46 Inter-Line Common-mode Cross-Coupling Template

6.5 Jitter Influence on LINE Characterization

500 For proper LINE characterization the jitter influence should be considered by applying the following procedure:

- 501 1. S-parameter measurement of the LINE (see Figure 43 for the measurement setup.)
- 502 2. LINE simulation utilizing the measured S-parameters and a behavioral M-TX model along with a reference load.
- 503 3. Worst case simulations of M-TX and LINE into a reference load. Jitter measurement at the reference load. Reference clock jitter and M-TX jitter not covered in simulation have to be added.
- 504 4. Comparison of the resulting eye margins with the M-RX and M-TX eye specifications given in Table 20 and Table 15 to determine whether or not the LINE meets the specification.

6.5.1 LINE Simulation Setup

505 The statistical simulation setup to generate the eye diagrams for single-LINK LINE characterization is depicted in Figure 47. Test patterns are fed into the behavioral M-TX model with a parasitic impedance Z_{TX_P} its output into the LINE characterized by the S-parameters, and then into an implementation-specific parasitic load Z_{RX_P} and the reference load R_{REF} for a terminated or unterminated setup.

506 The behavioral M-TX model should be an ideal source and should consider all transmitter specification parameters listed in Table 15 to accommodate for worst case simulations over the whole parameter range, and thus obtain the worst case eye margins for a particular LINE. Furthermore, when generating test patterns the 8b10b coding rules have to be followed. Either fixed patterns for all LINE types or LINE specific patterns may be used as test patterns for simulation.




Figure 47 Simulation Environment for Characterizing LINE

507 An R-L-C model for both parasitic impedances Z_{TX_P} and Z_{RX_P} as well as a time delay shall be defined.

6.5.2 LINE Characterization

508 For LINE simulation, low frequency jitter components of reference clock and M-TX are not taken into account. However, the worst case low frequency jitter components of the reference clock and the M-TX must be considered in the overall jitter budget. The design margin is the difference of the resulting eye parameters and the M-RX eye parameters defined in Section 5.2.

509 LINE simulations are carried out only considering high frequency M-TX jitter including duty-cycle distortion phase jitter. High frequency M-TX jitter compresses pulses to minimum width and thus, reduces the eye opening. In the following procedure, proper post-processing has to be applied.

510 1. Take into account the effect of non-simulated jitter, i.e., the jitter not originating from the LINE itself, which cannot be tracked by the CDR. Thus, M-TX jitter and Reference Clock jitter, i.e., random jitter (RJ) and deterministic jitter (DJ) greater than the CDR bandwidth are considered.

511 2. Estimation of voltage and time margins from the eye center.

512 Figure 48 illustrates an example of a typical eye diagram obtained from LINE simulations. First, M-TX and LINE are simulated taking into account the duty-cycle distortion phase jitter. Subsequently, the influence of the non-simulated jitter components, i.e., RJ components of the reference clock and RJ and DJ components of the M-TX, is considered. Thus, the deterministic jitter from the M-TX has to be added to the simulation results and subsequently, the root-mean-square of the random jitter terms from the M-TX and the reference clock has to be calculated and added to the total jitter using the dual-Dirac model. Adding the non-simulated jitter components to the simulated jitter results into a slewing of the eye. Finally, voltage and time margins are obtained from the eye diagram and compared with the specification parameters listed in Table 20.

513 When simulating M-TX jitter, the maximum amount of duty-cycle distortion, for which 0.1 UI may be assumed, should be accounted for. The deterministic jitter from the M-TX has to be added to the simulation results.




Figure 48 Eye Margins from LINE Simulation Results

7 Optical Media Converter (OMC)

- 514 An Optical Media Converter (OMC), illustrated in Figure 49, converts electrical signals from an M-TX into optical signals (light waves), transports the signals across a medium such as a Plastic Optical Fiber (POF), and converts the optical signals back into electrical signals that an M-RX can receive.
- 515 An OMC is considered an inseparable unit, consisting of an optical transmitter (O-TX), an optical receiver (O-RX), each with appropriate photonics, and an optical wave guide. An auxiliary interconnection parallel with the optical interconnect as shown in the figure may be implemented between the O-TX and O-RX. The mechanical and optical interconnect solution and optical interface between the O-TX and O-RX are not within the scope of this specification.
- 516 A LINE shall contain only one OMC.




Figure 49 LANE with an OMC

7.1 Application Benefits of the OMC

- 517 An OMC can replace a galvanic interconnect for improving signal integrity over longer distances, improving EMI characteristics, as well as offering assembly and reliability benefits provided by optical mediums such as flexible Plastic Optical Fiber.

7.2 Types of OMCs

- 518 This specification defines two type of OMCs: Basic and Advanced. A Basic OMC supports defined minimal functionality including LCC-WRITE, and can operate within a LANE under the condition that the protocol has knowledge that an OMC has been applied and its capabilities known. An Advanced OMC supports LCC-READ and LCC-WRITE and therefore can communicate its presence and capabilities to the protocol. Read and write functions are provided for OMC configuration. Definitions and operation of these functions are in Section 4.7.4.2 and Section 4.8.1.2. OMC-specific details can be found in Section 7.6.

7.3 Internal and External OMCs

- 519 An Internal OMC is contained within the mechanical outline of the mobile device and has no externally available end-user connector. An optical interconnect inside a mobile device can be used to interconnect two printed circuit boards (PCB) or a module to a PCB. Some common examples include connections from displays, cameras, or non-cellular RF transceivers to the main PCB.
- 520 An External OMC is used to connect a mobile device to other devices such as an auxiliary display. Implementation details for External OMCs are beyond the scope of this specification. An OMC used by a mobile manufacturer for test purposes is also not within the scope of this specification.
- 521 An OMC may be implemented as an internal or external interconnect. From the electrical interface perspective there is no difference between the two options.

7.4 OMC – Architecture and Operations

522 An OMC shall support the state machine illustrated in Figure 50, which is based on the M-RX Type-I state machine defined in Section 4.6.1. Differences from the Type-I state machine include the following:

- 523** • RCT from STALL to SLEEP and STALL to HIBERN8 are not supported by an OMC.
- 524** • Transition criteria from HS-BURST to LINE-CFG for an OMC shall occur on the transition of DIF-P to DIF-N.
- 525** • Transition criteria from PWM-BURST to LINE-CFG for an OMC shall occur after nine PWM-b1s
- 526** • DISABLED is a transitory state where the OMC shall independently move to HIBERN8 after an internal POR condition within t_{POR}




Figure 50 OMC State Diagram (based on Type-I M-RX)

527 The state machine requires that the OMC pass static, DC-unbalanced and DC-balanced signaling. For STALL, SLEEP, HIBERN8, LINE-RESET states and the transition out of these states, a static driven signal is transmitted. The maximum time that a LANE may stay in these power saving states is not defined. For LINE-CFG and the transmission of LCCs, unbalanced signaling is transmitted. The worst case condition occurs in LINE-INIT, which is maintained by the transmission of a continuous PWM-b1. The upper limit for the time duration of LINE-INIT is not specified. DC unbalancing is defined by the PWM signaling characteristics, the FIXED-RATIO scheme is used for gears PWM-G1 and greater, and the FIXED-MINOR scheme for the optional PWM-G0. Finally, during PWM-Burst and HS-Burst 8b10b fully DC-balanced data is transmitted.

- 528 The following sections add further information to the state machine state definitions given in Section 4.6 with reference to the OMC and OMC state machine. The OMC state machine shall change state based on input from the protocol through the M-TX using LINE signaling only. No additional signaling for the OMC, outside of the LINE, is provided in this document.

7.4.1 OMC – Data Transmission BURST Modes

- 529 This document supports three kinds of BURST transmission, including SYS-BURST, HS-BURST and PWM-BURST. An OMC shall support the Type-I PWM-BURST state, and may support the Type-I HS-BURST state. An OMC cannot support the Type-II SYS-BURST state because the Type-II state machine, defined in Section 4.6.1, does not support LINE-CFG required for OMC configuration.
- 530 While operating in BURST mode the O-TX input shall conform to the M-RX input specifications defined in Section 5.2.1, and the O-RX output shall conform to the M-TX output specifications defined in Section 5.1.1.

7.4.1.1 OMC – PWM-BURST

- 531 A SYNC period does not follow the PREPARE period when moving from SLEEP state into PWM-BURST. Therefore, the OMC connection to the M-RX shall provide PWM data immediately following the PREPARE period.

7.4.2 OMC – HS-BURST

- 532 For HS-BURST, an 8b10b-encoded SYNC sequence for a configurable period follows the PREPARE period. Part of this sequence is available for OMC settling as well as the tuning and settling of any clock and data recovery circuits in the M-RX. The OMC settling $t_{HS_OMC_start}$ shall be added to any requirement of M-RX circuitry when setting the SYNC length. During the SYNC period the OMC shall hold a PREPARE DIF-P at the output pins until sufficient settling is achieved to transmit valid in-specification data. A small amount of additional pulse width distortion is expected due to de-squelching the O-RX output driver.

7.4.3 OMC – DISABLED

- 533 The DISABLED state is a transitory state whereby the OMC initiates an independent internal power-on-reset (POR). Upon completion of an internal POR, the OMC shall automatically transition to HIBERN8, which is the lowest power state for the OMC. A POR condition, from entering the DISABLED state to exiting the POR into the HIBERN8 state shall conform to $t_{\text{OMC_POR}}$ as specified in Table 26.

Table 26 POR Timing

Parameter	Symbol	Values		Units	Note/Test Condition
		Min.	Max.		
Time taken from entering DISABLED to exiting POR into HIBERN8	$t_{\text{OMC_POR}}$		1	ms	

7.4.3.1 Power Supply Removal

- 534 The OMC shall enter the DISABLED state from any state with the removal and reapplication of the power supplies. No additional signaling is available to enter the DISABLED state. The OMC should internally handle any additional requirements for POR.
- 535 The OMC shall exit the DISABLED state with default configuration settings.

7.4.3.2 OMC – HIBERN8

- 536 HIBERN8 is the lowest power dissipating state for an OMC. During HIBERN8 the OMC shall ensure the LINE is properly terminated. For implementations where the M-TX relies on the O-TX for termination and O-RX relies on the M-RX for termination, the O-TX shall include a weak pull down (DIF-Z), and the O-RX shall maintain a high output impedance as defined in Section 5.2.1 and illustrated for the OMC use-case in Figure 51.




Figure 51 DIF-Z OMC Implementation

7.4.4 OMC – Transitional States

7.4.4.1 OMC – LINE-RESET


- 537 The OMC shall ensure that the full LINE-RESET signal, within a tolerance $\Delta T_{\text{RESET-OL-TOL}}$, is transferred to the M-RX. Upon a DIF-N following this signal the OMC shall move to the SLEEP state.

Table 27 LINE-RESET Timing Parameters

Parameter	Symbol	Values		Units	Note/Test Condition
		Min.	Max.		
Tolerance for the OMC transfer of this signal	$\Delta T_{\text{RESET-OL-TOL}}$		1	μs	

7.5 OMC – Electrical and Interconnect

- 538 The electrical parameters defined in this section for the OMC use-case is referenced to the test points illustrated in Figure 52. In order to meet an acceptable LINE jitter budget the galvanic connection between the M-TX and O-TX, and the O-RX and M-RX, respectively, should be kept short. These short galvanic connections are defined within this section, but are described for information only. For OMC use-cases the mandatory specification are parameters defined at TP1 and TP4.
- 539 It is important to note that the OMC input (TP2) electrical characteristics are specified as per the M-RX and the OMC output (TP3) electrical characteristics are specified as per the M-TX as defined in Section 5.1.1.

**Figure 52 Electrical Specification Test Points**

7.5.1 OMC – Galvanic Connection Specification

- 540 Table 28 defines the electrical characteristics of a short galvanic connection for OMC use-cases. The maximum expected connection length per side of the OMC is $L_{\text{gal-OMCcase}}$. It is important to note that lengths longer than this, if used without care, are likely to result in higher deterministic jitter than specified by $D_{\text{gal-OMCcase}}$, imposing tighter restrictions on the O-TX and O-RX.

Table 28 Galvanic Connection Specification (informative)

Parameter	Symbol	Values		Units	Note/Test Condition
		Min	Max.		
Galvanic connection length from OMC and M-TX/M-RX	$L_{\text{gal-OMCcase}}$		3	cm	This is the individual length per side.

Table 28 Galvanic Connection Specification (informative) (continued)

Parameter	Symbol	Values		Units	Note/Test Condition
		Min	Max.		
Deterministic jitter contribution from a length, $L_{gal-OMCcase}$ of galvanic connection	$D_{jgal-OMCcase}$		0.04	UI	

7.5.2 OMC – Signal Delay

- 541 LINE delay due to galvanic connections and signal propagation delay due to the use of an OMC (or electrically buffered PWM transmission using OMC auxiliary interconnect) are considered separately.

7.5.2.1 OMC – LINE Delay

- 542 A LINE delay is specified in Section 6.1.1 for electrical signal integrity. For the OMC use-case it is expected that the short galvanic connection should easily meet this requirement. For some use-cases it is desirable to bypass low speed signals from the input PINs to the output PINs by switching in a direct galvanic connection. For this implementation the LINE is dependant on the termination in the M-RX. The OMC shall meet the accordant LINE delay requirement.

7.5.2.2 OMC – Signal Propagation Delay

- 543 Some propagation delay is expected through the OMC during optical transmission, and in implementations where bypassing is achieved using some form of buffering across an OMC auxiliary interconnect. This propagation delay is not expected to result in signal integrity issues and shall be handled at a protocol level. An OMC shall create no more than $t_{OMC-PropDelay}$ during BURST transmission.
- 544 The parameters for signaling delay through the OMC are defined in Table 29.

Table 29 Signaling Delay

Parameter	Symbol	Values		Units	Note/Test Condition
		Min.	Max.		
Signal propagation delay through optical media converter (for optical or buffered electrical transmission)	$t_{OMC-PropDelay}$		50	ns	

7.5.3 OMC – HS-BURST Operation

7.5.3.1 OMC – HS-BURST Timing

- 545 When entering HS-BURST state it is necessary to allow the OMC additional time to settle any internal control loops, e.g., DC restoration or automatic gain control. This is supported by a SYNC period during which a training sequence of configurable length is transmitted. It is important that the M-RX receive only valid M-PHY signals and as such the OMC shall hold the PREPARE state at the outputs to the O-RX from the beginning of the SYNC period until the OMC is fully settled, as defined by $t_{OMC_HS_START}$.
- 546 For an advanced OMC this capability shall be stored in the allocated field, $MC_HS_START_TIME$, for reporting during an LCC-READ-CAPABILITY, Table 34.
- 547 It is likely that the first few bits transmitted from the OMC output upon entering HS-BURST will have out-of-specification pulse width distortion while the O-RX output driver recovers from a squelched state. Any

pulse width settling shall occur within the specified start-up time $t_{\text{OMC_HS_START}}$ and therefore shall not reduce any settling time allocated for the M-RX circuitry within the SYNC sequence. An OMC shall meet the specified HS-BURST amplitude requirements during this time.

548 The SYNC period shall be configured for the additive settling of both the OMC and the M-RX circuitry.




Figure 53 HS-BURST Entry

Table 30 HS-BURST Entry

Parameter	Symbol	Values		Units	Note/Test Condition
		Min.	Max.		
Time required for the OMC to transmit in-specification data	$t_{\text{OMC_HS_START}}$		10	μs	

7.5.3.2 OMC – HS-BURST Jitter Budget

- 549 An OMC is intended as a drop-in signal repeater that substitutes the copper interconnects with a medium of inherently higher bandwidth capability, mechanical reliability and lower EMI. While acknowledging these inherent benefits it is also important to note the challenges of designing an optical LINK into a mobile application. When designing to the ultra-low power demands of the mobile application, jitter becomes strongly correlated to power dissipation. For these reasons, the optical jitter budget is kept as high as possible while ensuring no disproportionate impact is made on other inline components. Table 31 specifies a separate jitter budget for the OMC use-case that takes advantage of the shorter galvanic connections at the electrical interfaces.
- 550 While the galvanic connection is short, jitter is expected to be generated by impedance mismatches from both connection impedance and device termination. In addition to this, capacitive loading and reflections are also seen as possible contributors to jitter on these connections.
- 551 Random jitter values in Table 31 are referenced to a BER of 10^{-10} and are added as square root sums ($\sqrt{a^2 + b^2}$), all other values are added linearly. The values given are intended to support up to HS-GEAR2 operation, including both RATE series-A and series-B (Jitter budget for HS-GEAR3 will be added at a later date).

Table 31 Optical Media Converter (OMC) Jitter Budget

Parameter	Unit	M-TX Output	Galvanic Connection	OMC Input	OMC	OMC Output	Galvanic Connection	M-RX Input
Reference		1	1 – 2	2	2 – 3	3	3 – 4	4
Random jitter	/ UI (RMS)	0.014	0.000	0.014	0.015	0.021	0.000	0.021
Data jitter	/ UI	0.150	0.040	0.190	0.140	0.330	0.040	0.370
Total jitter	/ UI	0.326	0.040	0.366	0.329	0.595	0.040	0.635

7.6 OMC Configuration

- 552 An OMC shall support line-control-codes (LCCs) for state transitions out of LINE-CFG. A Basic OMC supporting optional features beyond those specified as mandatory shall also support the required CONFIG-LCCs associated with the supported features as outlined in Table 32. An OMC shall pass all LCCs to the M-RX.
- 553 An Advanced OMC is defined as additionally supporting the CONFIG-LCC-READ commands, providing a mechanism for the protocol to interrogate the PHY for information on OMC configurable capabilities and settings as well as other proprietary data, e.g., device ID, IC revision etc.

7.6.1 OMC Detection

7.6.1.1 Basic OMC

- 554 It is expected that for a Basic OMC, system awareness is hard-coded at the implementation stage in some protocol memory. This is then acknowledged by the protocol during system configuration. Further to this any configurable capabilities supported by a Basic OMC shall also be hard-coded if it is to be used by the PHY interface.

7.6.1.2 Advanced OMC

- 555 An Advanced OMC shall support read capability as defined in Section 7.6.2.2. The presence of an Advanced OMC within a PHY can be determined through interrogation of the read data stored at the M-RX, after an LCC read action. In order to support discovery, one bit is assigned in the OMC capability register (OMC_TYPE_Attribute in Table 34). In the case of an Advanced OMC this attribute shall be set to “0”.
- 556 If a read operation is attempted on a PHY without an Advanced OMC, i.e. where LCC-READ-CAPABILITY is not supported, the four PWM-b1 bytes transmitted by the M-TX during a read, see Figure 55, shall be received by the M-RX and stored in the OMC capability register. Therefore, for implementations using a basic OMC, or a direct galvanic connection, the OMC_TYPE_Attribute shall be set by default to “1”.
- 557 The OMC_TYPE_Attribute does not differentiate between a basic OMC and a direct galvanic connection; it only indicates the presence of an Advanced OMC.

7.6.2 OMC – Configuration LCCs

- 558 Table 32 shows the bit order for setting parameters in an OMC. The capabilities of an OMC should be known by the protocol, outlined for Basic and Advanced use-cases in Section 7.6.1, before configuration is attempted in order to prevent selection of unsupported options.

Table 32 OMC Line Control Codes

b0	b1	TYPE	b2	b3	b4	PARAM SETTING	b5	b6	b7	b8	b9
0	0	MISC	0	0	0	RESERVED	1	1	1	1	1
			0	0	1	RESERVED	0	1	1	0	0
			0	1	0	RESERVED	0	0	0	1	1
			0	1	1	HIBERN8-SLEEP	1	0	0	0	0
			1	0	0	RESERVED	1	0	0	1	0
			1	0	1	RESERVED	0	0	0	0	1
			1	1	0	RESERVED	0	1	1	1	0
			1	1	1	HIBERN8-STALL	1	1	1	0	1
0	1	READ/ WRITE	0	0	0	READ-CAPABILITY	0	1	0	1	0
			0	0	1	READ-CUSTOM-OTX	1	1	0	0	1
			0	1	0	READ-CUSTOM-ORX	1	0	1	1	0
			0	1	1	READ-MFG-INFO-A	0	0	1	0	1
			1	0	0	READ-MFG-INFO-B	0	0	1	1	1
			1	0	1	WRITE-ATTRIBUTE	1	0	1	0	0
			1	1	0	WRITE-CUSTOM-OTX	1	1	0	1	1
			1	1	1	WRITE-CUSTOM-ORX	0	1	0	0	0
1	0	MODE PWM	0	0	0	PWM-G0	0	0	1	1	0
			0	0	1	PWM-G1	1	0	1	0	1
			0	1	0	PWM-G2	1	1	0	1	0
			0	1	1	PWM-G3	0	1	0	0	1
			1	0	0	PWM-G4	0	1	0	1	1
			1	0	1	PWM-G5	1	1	0	0	0
			1	1	0	PWM-G6	1	0	1	1	1
			1	1	1	PWM-G7	0	0	1	0	0
1	1	MODE HS	0	0	0	HS-1A	1	0	0	1	1
			0	0	1	HS-2A	0	0	0	0	0
			0	1	0	HS-3A	0	1	1	1	1
			0	1	1	RESERVED	1	1	1	0	0
			1	0	0	HS-1B	1	1	1	1	0
			1	0	1	HS-2B	0	1	1	0	1
			1	1	0	HS-3B	0	0	0	1	0
			1	1	1	RESERVED	1	0	0	0	1

559 Note:

560 Columns for LCC data bits in Table 32 are ordered in reverse of the convention used in this document (usually MSB to LSB). This is intended to improve the readability of this table and not to convey any information on bit-order transmission. Transmission of a 10-bit LCC should always begin with b0.

561 Line-Control-Codes shall be entered from LINE-INIT, a LINE-CFG sub-state, where the LINE-CFG sub-state machine is defined in Section 4.7.4.2. An OMC exits LINE-CFG to one of three states, SLEEP, STALL or HIBERN8, on a Re-Configuration Trigger (RCT) shown in Figure 50. For an OMC, an RCT is an internally driven event that shall occur within $t_{\text{RCT-STALL}}$ moving to STALL and $t_{\text{RCT-HIBERN8}}$ moving to HIBERN8 from the DIF-P to DIF-N transition at the completion of an LCC. Further reference to RCTs is given in Section 4.7.4.2.4.

562 The LCC type in Table 32 indicates the OMC destination state upon complete transmission of the code. A READ/WRITE type LCC shall exit to LINE-INIT ready for additional LCCs. MODE-PWM type LCC commands shall be followed by SLEEP. A MODE-HS-type LCC command shall be followed by STALL, configured and ready for BURST mode transmission. MISC contains a mixed group of LCCs where destination states are considered on an individual basis.

563 The OMC may enter the HIBERN8 state via two codes in order to indicate whether the OMC enters the STALL or SLEEP state upon exiting HIBERN8 state. These codes are implemented to support direct entry into the desired BURST state following HIBERN8.


7.6.2.1 OMC – LCC-WRITE

564 The write function may be used to load data onto the OMC for configuration purposes. Two types of write are defined, WRITE-ATTRIBUTE supporting configuration of operational settings, e.g. termination settings, and WRITE-CUSTOM supporting proprietary configurations required for stand-alone testing purposes.

565 Configurable write attributes within an OMC should be considered as write-only. There is no read function for reading out configured write attribute data from an OMC to the M-RX.

566 Following an LCC-WRITE, the OMC shall expect a configuration field of 10-bit words. The first and last bit of each 10-bit word shall be delimited with a PWM-b0, the remaining eight bits shall contain configuration data.

567 For WRITE-ATTRIBUTE, the OMC shall return to the LINE-INIT sub-state immediately after receiving the four delimited WRITE bytes. For WRITE-CUSTOM, the OMC shall return to the LINE-INIT sub-state upon receiving nine PWM-b1s, as illustrated in Figure 54.

**Figure 54 OMC WRITE Function**

7.6.2.1.1 OMC – LCC-WRITE-ATTRIBUTE

568 WRITE-ATTRIBUTE is intended for setting configuration parameters required for LANE operation and therefore requires protocol support. Following an LCC-WRITE-ATTRIBUTE the OMC shall expect a four byte field of attribute configuration data as defined in Table 33.

569 Details on the configuration of the settings listed in Table 33 are defined in Section 8.4.

Table 33 LCC-WRITE-ATTRIBUTE

WRITE	BIT	Configuration Setting	Value
WRITE1	0	DELIMITER	0
	1	M_TX_Amplitude (Provided as info for OMC optimization)	0/1
	2	MC_OUTPUT_Amplitude	0/1
	3	MC_HS_Unterminated_Enable	0/1
	4	MC_LS_Terminated_Enable	0/1
	5	MC_HS_Unterminated_LINE_Drive_Capability	0/1
	6	MC_LS_Terminated_LINE_Drive_Capability	0/1
	7	RESERVED	0/1
	8	RESERVED	0/1
	9	DELIMITER	0
WRITE2	0	DELIMITER	0
	1	RESERVED	0/1
	2	RESERVED	0/1
	3	RESERVED	0/1
	4	RESERVED	0/1
	5	RESERVED	0/1
	6	RESERVED	0/1
	7	RESERVED	0/1
	8	RESERVED	0/1
	9	DELIMITER	0

Table 33 LCC-WRITE-ATTRIBUTE (continued)

WRITE	BIT	Configuration Setting	Value
WRITE3	0	DELIMITER	0
	1	RESERVED	0/1
	2	RESERVED	0/1
	3	RESERVED	0/1
	4	RESERVED	0/1
	5	RESERVED	0/1
	6	RESERVED	0/1
	7	RESERVED	0/1
	8	RESERVED	0/1
	9	DELIMITER	0
WRITE4	0	DELIMITER	0
	1	RESERVED	0/1
	2	RESERVED	0/1
	3	RESERVED	0/1
	4	RESERVED	0/1
	5	RESERVED	0/1
	6	RESERVED	0/1
	7	RESERVED	0/1
	8	RESERVED	0/1
	9	DELIMITER	0

7.6.2.1.2 OMC – LCC-WRITE-CUSTOM

570 WRITE-CUSTOM is intended for stand-alone test purposes only and therefore does not require protocol support. Provision is made for two WRITE-CUSTOM LCCs addressing the O-RX and O-TX individually. Given the proprietary nature of this feature, and that no interoperability is required, the configuration field length is undefined.

7.6.2.2 OMC – LCC-READ

571 Upon receiving a LCC-READ command the OMC shall transmit a four byte configuration field containing OMC-specific data. This read function provides a mechanism for the PHY to read data from the OMC. Three read commands are available, READ-CAPABILITY, which is used to recover data about the OMC's capabilities and is shown in Table 34, READ-MFG-INFO, which is used to retrieve manufacturing ID and vendor-specific information, and READ-CUSTOM, which provides a configuration field that is left to the implementer's definition.

572 Following an LCC-READ command the M-TX shall transmit four PWM-b1 delimited bytes to complement the configuration field, illustrated in Figure 55. A PWM-b1 delimited byte shall consist of eight PWM-b1s delimited by PWM-b0s. These bytes shall take the common construction of eight PWM-b1s delimited by a PWM-b0 at the beginning and end to make ten PWM bits. The M-TX transmitted PWM-b1 bytes can be used by the OMC to time the READ data onto the O-RX data outputs to the M-RX.




Figure 55 OMC READ Function

7.6.2.2.1 OMC – LCC-READ-CAPABILITY

573 The READ-CAPABILITY function can be used to retrieve an OMC's capabilities for PHY configuration. Following an LCC-READ-CAPABILITY the OMC shall transmit a four byte field of capability data to the M-RX as defined in Table 34.

574 Details on the setting of the attributes listed in Table 34 are defined in Section 8.4.

Table 34 LCC-READ-CAPABILITY Supported Capabilities Bit Definitions

READ	BIT	Capabilities	Value
READ1	0	DELIMITER	0
	1	MC_HSMODE_Capability	0/1
	2	MC_HSGEAR_Capability (up to which GEAR) – bit0 (LSB)	0/1
	3	MC_HSGEAR_Capability (up to which GEAR) – bit1	0/1
	4	MC_HS_START_TIME – Var – bit0 (LSB)	0/1
	5	MC_HS_START_TIME – Var – bit1	0/1
	6	MC_HS_START_TIME – Var – bit2	0/1
	7	MC_HS_START_TIME – Var – bit3	0/1
	8	MC_HS_START_TIME – Range – bit0	0/1
	9	DELIMITER	0
READ2	0	DELIMITER	0
	1	RESERVED	0/1
	2	RESERVED	0/1
	3	MC_RX_SA_Capability	0/1
	4	MC_RX_LA_Capability	0/1
	5	MC_LS_PREPARE_LENGTH – bit0 (LSB)	0/1
	6	MC_LS_PREPARE_LENGTH – bit1	0/1
	7	MC_LS_PREPARE_LENGTH – bit2	0/1
	8	MC_LS_PREPARE_LENGTH – bit3	0/1
	9	DELIMITER	0

Table 34 LCC-READ-CAPABILITY Supported Capabilities Bit Definitions (continued)

READ	BIT	Capabilities	Value
READ3	0	DELIMITER	0
	1	MC_PWMG0_Capability	0/1
	2	MC_PWMGEAR_Capability (up to which GEAR) – bit0 (LSB)	0/1
	3	MC_PWMGEAR_Capability (up to which GEAR) – bit1	0/1
	4	MC_PWMGEAR_Capability (up to which GEAR) – bit2	0/1
	5	MC_HS_Unterminated_Capability	0/1
	6	MC_LS_Terminated_Capability	0/1
	7	MC_HS_Unterminated_LINE_Drive_Capability	0/1
	8	MC_LS_Terminated_LINE_Drive_Capability	0/1
	9	DELIMITER	0
READ4	0	DELIMITER	0
	1	OMC_TYPE_ATTRIBUTE (Advanced = 0)	0/1
	2	RESERVED	0/1
	3	RESERVED	0/1
	4	RESERVED	0/1
	5	RESERVED	0/1
	6	RESERVED	0/1
	7	RESERVED	0/1
	8	RESERVED	0/1
	9	DELIMITER	0

7.6.2.2.2 OMC – LCC-READ-MFG-INFO-A/B

- 575 The READ-MFG-INFO function can be used to retrieve the Manufacturing ID and vendor-specific information from an OMC. There are two LCCs assigned for this function which follow the four byte format as defined in Section 7.6.2.2.
- 576 After receiving an LCC-READ-MFG-INFO-A an OMC shall transmit two delimited bytes containing Manufacturing ID in the fields READ1 and READ2, followed by two delimited bytes containing vendor-specific information in fields READ3 and READ4, defined in Table 35.
- 577 After receiving an LCC-READ-MFG-INFO-B an OMC shall transmit an additional four delimited bytes containing vendor-specific information as defined in Table 35. This additional vendor-specific information complements the two bytes transmitted during a LCC-READ-MFG-INFO-A triggered read.
- 578 The content of vendor specific information is not defined further in this specification to allow full implementation flexibility. For example, the field could be fixed, reporting IC revision data, or programmable, using NVM, supporting OMC revision data.
- 579 Further description of the bytes listed in Table 35 is defined in Table 54

Table 35 LCC-READ-MFG-INFO-A/B Byte Map

Byte	READ-MFG-INFO-A	READ-MFG-INFO-B
READ1	MC_MFG_ID_Part1	MC_Ext_Vendor_Info_Part1
READ2	MC_MFG_ID_Part2	MC_Ext_Vendor_Info_Part2
READ3	MC_Vendor_Info_Part1	MC_Ext_Vendor_Info_Part3
READ4	MC_Vendor_Info_Part2	MC_Ext_Vendor_Info_Part4

7.6.2.2.3 OMC – LCC-READ-CUSTOM

580 The READ-CUSTOM function is intended for stand-alone test purposes only and therefore does not require protocol support. Provision is made for two READ-CUSTOM LCCs addressing the O-RX and O-TX individually. This read function shall follow the four byte format as defined in Section 7.6.2.2.

7.7 OMC – M-PHY Conformance

581 There are different levels of M-PHY conformance for an OMC as defined in Table 36.

582 An OMC shall support the features in Table 36 labeled “Required”. An OMC may support features labeled “Optional”. An OMC shall not support features labeled as “Not Supported”.

Table 36 OMC M-PHY Conformance

Feature	Support
SLEEP State	Required
PWM-BURST-MODE – GEAR1	Required
PWM-BURST-MODE GEARS other than GEAR1	Optional
HS-BURST-MODE	Optional
STALL State	Required If HS-BURST-MODE is supported
LINE-CFG State	Required
WRITE-ATTRIBUTE Command	Required
WRITE-CUSTOM Command	Optional
READ-CAPABILITY Command	Required for Advanced OMC
READ-CUSTOM Command	Optional
READ-MFG-INFO-A/B	Required for Advanced OMC
LINE-RESET State	Required
HIBERN8 State	Required
SYS-BURST-MODE	Not Supported

7.8 OMC – Test Methodology

583 An OMC shall be tested against the M-PHY-specified electrical characteristics. The OMC shall provide a signal at its outputs that conforms to all M-RX requirements for any valid input signals provided by an M-

TX, except as provided for in this section. For conformance testing this requirement is inclusive of the galvanic connection between the OMC and M-TX/M-RX.

- 584 Parameters requiring special attention for the OMC use-case, i.e. jitter, propagation delay, POR timing etc, have test conditions/notes outlined within Section 7. These conditions can be found alongside the appropriate parameter definition.

8 The Protocol Interface

585 This section defines the Protocol Interface of M-PORTs. This interface connects an M-PORT with the Protocol Layer that utilize M-PHY for the Physical Layer. Protocols applying M-PHY technology include UniProSM and DigRFSM v4. The M-PORT Protocol Interface is represented in Figure 56.




Figure 56 M-PORT Protocol Interface

586 The normative interface specification is based on service access points (SAPs) and service primitives. M-TX-DATA SAP (M-TX Data Service Access Point) and M-RX-DATA SAP (M-RX Data Service Access Point) provide access to the data services of an M-TX and an M-RX, respectively. M-TX-CTRL SAP (M-TX Control Service Access Point) and M-RX-CTRL SAP (M-RX Control Service Access Point) provide access to configuration and reset services of an M-TX and M-RX, respectively.

587 All data transported across LANEs goes through, and is controlled by, the M-TX-DATA and M-RX-DATA SAPs, while the M-TX and M-RX local RESET, LINE-RESET, mode and parameter settings (configuration) are controlled through the M-TX-CTRL and M-RX-CTRL SAPs.

588 An M-PORT may consist of one or more M-TXs and one or more M-RXs. All individual M-TXs and M-RXs in an M-PORT are independent from the Protocol InterFace perspective and each MODULE has its own DATA and CTRL SAP. Constraints on supported MODULE functionality of multi-LANE SUB-LINKS are specified in Section 4.9. LINK composition and usage of LANEs shall be defined by protocols that utilize M-PHY technology for the Physical Layer.

8.1 Service Primitive Naming Convention

589 This document uses an OSI-conforming naming convention for service primitives. Service primitive names are structured as follows:

590 <service-primitive> ::= <name-of-service-primitive> ({ <parameter>, } *)

591 <name-of-service-primitive> ::= <layer-identifier> - <service-primitive-name> .
 <primitive>

592 <parameter> ::= <service control information> | <service user data>

593 <layer-identifier> ::= M (or M-LANE or M-CTRL)

594 <service-primitive-name> ::= e.g. SYMBOL | PREPARE | CFGGET | CFGSET | ...

595 <primitive> ::= request | indication | response | confirm

596 Services are specified by describing the service primitives and parameters that characterize them. A service may have one or more related primitives that constitute the activity that is related to that particular service. Each service primitive may have zero or more parameters that convey the information required to provide the service.

597 A primitive can be one of four generic types:

- 598 • Request: The request primitive is passed from the Protocol Layer to a MODULE to request that a service is initiated by the MODULE.
- 599 • Indication: The indication primitive is passed from a MODULE to the Protocol Layer to indicate an event that is significant to the Protocol Layer. This event may be logically related to a remote service request, or it may be caused by a LANE event.
- 600 • Response: The response primitive is passed from Protocol Layer to a MODULE to complete a procedure previously invoked by an indication primitive.
- 601 • Confirm: The confirm primitive is passed from a MODULE to the Protocol Layer to convey the results of one or more associated previous service requests.

8.2 M-TX-DATA and M-RX-DATA SAP

602 The M-TX-DATA SAP and M-RX-DATA SAP contain service primitives for data transfer between the Protocol Layer and the MODULEs of an M-PORT. More specifically, M-TX-DATA SAP provides service primitives for sending data, FILLER symbols, changing the LINE state between BURST-SAVE loop, and sending programmable synchronization pattern during SYNC period of HS-BURST. M-RX-DATA SAP provides service primitives to transfer received data, indicate LINE state change between BURST-SAVE loop and reception of FILLER symbols to the Protocol Layer. Each MODULE (M-TX or M-RX) shall have its own SAP (M-TX-DATA SAP or M-RX-DATA SAP, respectively). Table 37 and Table 38 give an overview of the service primitives provided by the M-TX-DATA SAP and the M-RX-DATA SAP, respectively, and displays the respective section numbers.

Table 37 M-TX-DATA SAP Service Primitives

Name	Request	Indication	Response	Confirm
M-LANE-SYMBOL	8.2.1	n/a	n/a	8.2.3
M-LANE-PREPARE	8.2.4	n/a	n/a	8.2.6
M-LANE-SYNC	8.2.7	n/a	n/a	8.2.8

Table 38 M-RX-DATA SAP Service Primitives

Name	Request	Indication	Response	Confirm
M-LANE-SYMBOL	n/a	8.2.2	n/a	n/a
M-LANE-PREPARE	n/a	8.2.5	n/a	n/a

603 There are parameters associated with some of these primitives. Table 39 defines the names, types and valid ranges of these parameters.

Table 39 Parameters of M-TX-DATA SAP and M-RX-DATA Service Primitives

Name	Type	Valid Range	Description
DataN_Ctrl	Boolean	FALSE, TRUE	Data symbol or control symbol selector
DataValue	Integer	0 to 255	Normal payload data
MarkerN_Filler	Boolean	FALSE, TRUE	Marker or FILLER control symbol selection
MarkerNumber	Integer	0 to 2	Type of MARKER symbol selector
3b4b_Error	Boolean	FALSE, TRUE	3b4b Sub-block coding error
5b6b_Error	Boolean	FALSE, TRUE	5b6b Sub-block coding error
Res_Error	Boolean	FALSE, TRUE	Reserved symbol error
RD_Error	Boolean	FALSE, TRUE	Running Digital Sum error

604 The following sections define the meaning of M-TX-DATA SAP and M-RX-DATA SAP service primitives and their associated parameters.

8.2.1 M-LANE-SYMBOL.request

605 This primitive requests the transmission of either a payload data symbol or a control symbol from the Protocol Layer to an M-TX. The control symbol can be either a marker symbol (MK0, MK1, or MK2) or a FILLER symbol. See Section 4.5.2 and Section 4.7.2 for constraints on MARKER usage by the Protocol.

8.2.1.1 Semantics of the Service Primitive

606 The semantics of the M-LANE-SYMBOL.request are as follows:

```

607 M-LANE-SYMBOL.request (
608     DataN_Ctrl,
609     DataValue,
610     MarkerN_Filler,
611     MarkerNumber
612 )

```

613 Table 40 specifies the parameters for the M-LANE-SYMBOL request primitive.

Table 40 Parameters for the M-LANE-SYMBOL.request Primitive

Name	Type	Valid Range	Description
DataN_Ctrl	Boolean	FALSE = 0, TRUE = 1	DataN_Ctrl set to "FALSE" selects value associated with the DataValue parameter for transmission; DataN_Ctrl set to "TRUE" chooses either a marker or a FILLER control symbol based on the value of MarkerN_Filler parameter for transmission
DataValue	Integer	0 to 255	Normal payload data. This parameter shall be ignored when DataN_Ctrl set to "TRUE"

Table 40 Parameters for the M-LANE-SYMBOL.request Primitive (continued)

Name	Type	Valid Range	Description
MarkerN_Filler	Boolean	FALSE = 0, TRUE = 1	MarkerN_Filler set to "FALSE" selects marker symbol based on the value of MarkerNumber parameter for transmission; MarkerN_Filler set to "TRUE" selects the FILLER symbol for transmission; This parameter shall be ignored when DataN_Ctrl set to "FALSE"
MarkerNumber	Integer	0 to 2	MarkerNumber set to "0" selects MARKER0 (MK0) for transmission; MarkerNumber set to "1" selects MARKER1 (MK1) for transmission; MarkerNumber set to "2" selects MARKER2 (MK2) for transmission; This parameter shall be ignored when DataN_Ctrl set to "FALSE" or MarkerN_Filler set to "TRUE"

8.2.1.2 When Generated

- 614 This primitive shall be generated by the Protocol Layer in order to transmit a byte of payload data or any marker symbol or a FILLER symbol over the LINE. This primitive with details as M-LANE-SYMBOL.request (FALSE, DataValue, X, X), where DataValue takes valid range as defined in Table 40 and X means ignore that parameter, shall be generated by Protocol Layer in order to transmit a byte of payload data over the LINE.
- 615 Since MARKER0 symbol is needed to achieve symbol boundary synchronization at M-RX, before actual payload data transmission starts, the Protocol Layer shall generate this primitive with MARKER0 symbol details, i.e., M-LANE-SYMBOL.request (TRUE, X, FALSE, 0), where X means ignore that parameter, at the very beginning of a data transmission BURST. In other words, the Protocol Layer shall generate this primitive with MARKER0 symbol details after issuing a M-LANE-PREPARE.request, but before issuing this primitive with details other than MARKER0 symbol.
- 616 This primitive with MARKER2 symbol details, i.e., M-LANE-SYMBOL.request (TRUE, X, FALSE, 2), where X means ignore that parameter, shall be issued at the end of a data transmission BURST to allow M-TX to enter into a power saving state.
- 617 Protocol Layer may request transmission of a FILLER symbol, explicitly, by using this primitive with FILLER symbol details, i.e., M-LANE-SYMBOL.request (TRUE, X, TRUE, X), where X means ignore that parameter. Note that M-TX will insert FILLER symbols autonomously in a BURST state as described in the Section 4.7.2.3.
- 618 The Protocol Layer shall not exceed the valid range of any parameter. MODULEs shall not verify the validity of any parameter value. Out of range values may lead to malfunction of MODULEs.

8.2.1.3 Effect on Receipt

- 619 When this primitive is requested with DataN_Ctrl set to "FALSE", the M-TX shall encode the DataValue byte into an 8b10b Data symbol and then transfer the symbol over the LINE.
- 620 When this primitive is requested with DataN_Ctrl set to "TRUE" and MarkerN_Filler set to "FALSE" and MarkerNumber set to "0", "1", or "2", the M-TX shall transmit an 8b10b control symbol corresponding to the MARKER0, MARKER1 or MARKER2 symbol, respectively, over the LINE.

621 When this primitive is requested with DataN_Ctrl set to “TRUE” and MarkerN_Filler set to “TRUE”, the M-TX shall transmit 8b10b control symbol corresponding to the FILLER symbol over the LINE.

622 Refer to Section 4.5 for encoding and serialization process.

8.2.2 M-LANE-SYMBOL.indication

623 This primitive reports the reception of a data payload byte or a Marker or a Filler symbol over the LINE.

8.2.2.1 Semantics of the Service Primitive

624 The semantics of the M-LANE-SYMBOL.indication primitive are as follows:

```

625 M-LANE-SYMBOL.indication(
626     DataN_Ctrl,
627     DataValue,
628     MarkerN_Filler,
629     MarkerNumber,
630     3b4b_Error,
631     5b6b_Error,
632     RD_Error,
633     Res_Error
634 )

```

635 Table 41 specifies the parameters for the M-LANE-SYMBOL.indication primitive.

Table 41 Parameters for the M-LANE-SYMBOL.indication Primitive

Name	Type	Valid Range	Description
DataN_Ctrl	Boolean	FALSE = 0, TRUE = 1	When DataN_Ctrl set to “FALSE”, the value associated with the DataValue parameter shall be considered as a received payload byte; When DataN_Ctrl is set to “TRUE”, the value of MarkerN_Filler shall be used in identifying the type of a control symbol received
DataValue	Integer	0 to 255	Indicates normal payload data, one byte in length; this parameter shall be ignored when DataN_Ctrl set to “TRUE”
MarkerN_Filler	Boolean	FALSE = 0, TRUE = 1	If the value set to MarkerN_Filler is “FALSE”, then the value associated with a MarkerNumber parameter shall be used in identifying the type of marker symbol received; When MarkerN_Filler is set to “TRUE”, it shall be considered as reception of a FILLER symbol over the LINE; This parameter shall be ignored when DataN_Ctrl set to “FALSE”

Table 41 Parameters for the M-LANE-SYMBOL.indication Primitive (continued)

Name	Type	Valid Range	Description
MarkerNumber	Integer	0 to 2	This parameter shall be ignored either DataN_Ctrl set to "FALSE" or MarkerN_Filler set to "TRUE"; The value of MarkerNumber = "0" shall be considered as reception of a MARKER0 (MK0) symbol over the LINE; The value of MarkerNumber = "1" shall be considered as reception of a MARKER1 (MK1) symbol over the LINE; The value of MarkerNumber = "2" shall be considered as reception of a MARKER2 (MK2) symbol over the LINE
3b4b_Error	Boolean	FALSE = 0, TRUE = 1	3b4b Sub-block coding error; FALSE: No error detected TRUE: Error detected
5b6b_Error	Boolean	FALSE = 0, TRUE = 1	5b6b Sub-block coding error; FALSE: No error detected TRUE: Error detected
RD_Error	Boolean	FALSE = 0, TRUE = 1	Running Disparity error; FALSE: No error detected TRUE: Error detected
Res_Error	Boolean	FALSE = 0, TRUE = 1	Reserved symbol error; FALSE: No error detected TRUE: Error detected

8.2.2.2 When Generated

- 636 This primitive shall be generated by the M-RX when an 8b10b data symbol or a control symbol corresponding to MARKER0, MARKER1, MARKER2, or FILLER is received over the LINE.
- 637 When the received 8b10b symbol is a valid data symbol, DataValue shall carry the decoded payload byte. In this case, 3b4b_Error, 5b6b_Error and Res_Error shall be set to "FALSE". In this case, DataN_Ctrl value shall be set to "TRUE", and all other parameter values, except DataValue, shall be ignored
- 638 If the received 8b10b symbol is a marker symbol, then the M-RX shall set DataN_Ctrl to "TRUE", MarkerN_Filler to "FALSE", and the MarkerNumber shall be set to 0, 1, or 2, if the received marker symbol is MARKER0, MARKER1 or MARKER2, respectively. DataValue parameter may be set to "0" and shall be ignored by the Protocol Layer. All the error parameters shall be set to "FALSE".
- 639 If the received 8b10b symbol is a FILLER symbol, then the M-RX shall set DataN_Ctrl to "TRUE" and MarkerN_Filler to "TRUE". The parameters DataValue and MarkerNumber may be set to "0" and shall be ignored by the Protocol Layer. All the error parameters shall be set to "FALSE".
- 640 If the received 8b10b symbol is an invalid symbol, DataValue shall carry the re-mapped payload byte, with potentially incorrect bits for the invalid sub-block, but correct bits of the valid sub-block. In this case, 3b4b_Error or 5b6b_Error shall be set to "TRUE", depending on which of the sub-blocks was in error. Res_Error shall be set to "FALSE".
- 641 If the received 8b10b symbol is a valid, but reserved symbol (i.e. not equal to a data symbol, MARKER0, MARKER1, MARKER2 or FILLER), DataValue shall carry the re-mapped payload byte. In this case, 3b4b_Error and 5b6b_Error shall be set to "FALSE" and Res_Error shall be set to "TRUE".

- 642 If the Running Disparity (RD) in the M-RX (See Section 4.5.3) computes an RD error for the currently received 8b10b symbol, the RD_Error parameter shall be set to “TRUE”. This setting shall not depend on the other error parameters described above.

8.2.2.3 Effect on Receipt

- 643 On receipt of the M-LANE-SYMBOL.indication primitive, the Protocol Layer is notified of the availability of inbound data byte or the reception of a MARKER0, MARKER1, MARKER2, or FILLER symbol by the M-RX and generating a corresponding marker number or FILLER indication, and error information at M-RX. The Protocol Layer shall consume the data byte or a marker number along with error information and may carry out appropriate Protocol action.
- 644 Protocol Layer shall ignore the MarkerN_Filler and MarkerNumber parameters when DataN_Ctrl is set to “TRUE”; shall ignore DataValue parameter when DataN_Ctrl and MarkerN_Filler are set to “FALSE”; shall ignore DataValue and MarkerNumber parameters when DataN_Ctrl is set to “FALSE” and MarkerN_Filler is set to “TRUE”.

8.2.3 M-LANE-SYMBOL.confirm

- 645 This primitive informs the Protocol Layer that the M-TX has completed the previously issued M-LANE-SYMBOL.request.

8.2.3.1 Semantics of the Service Primitive

- 646 The semantics of M-LANE-SYMBOL.confirm primitive are as follows

```
647 M-LANE-SYMBOL.confirm(  
648     Status  
649 )
```

- 650 Table 42 specifies the parameters for the M-LANE-SYMBOL.confirm primitive.

Table 42 Parameters for the M-LANE-SYMBOL.confirm Primitive

Name	Type	Valid Range	Description
Status	Boolean	ACCEPTED = 0, BUSY = 1	Status = ACCEPTED means that M-TX has accepted the previously requested symbol for transmission and ready for new request to be served; Status = BUSY means that M-TX has rejected the previously requested symbol; the Protocol Layer may issue the request again

8.2.3.2 When Generated

- 651 This primitive shall be generated when the M-TX has either accepted or rejected the previously issued M-LANE-SYMBOL.request primitive. It also confirms that the M-TX may accept another request to transfer a payload byte or a marker or a FILLER symbol from the Protocol Layer.

8.2.3.3 Effect on Receipt

- 652 Following the issuing of a M-LANE-SYMBOL.request and prior to the reception of a M-LANE-SYMBOL.confirm primitive, the Protocol Layer shall not trigger a new M-LANE-SYMBOL.request primitive. Upon receiving this primitive the Protocol Layer may issue a new data or marker symbol, or configuration request or retry the previously rejected symbol request.

8.2.4 M-LANE-PREPARE.request

653 This primitive requests the M-TX to enter into a BURST state, either HS-BURST, PWM-BURST or SYS-BURST depending upon the mode of operation, from the power saving state. See Section 4 for more details on BURST state, power saving state and operating modes.

8.2.4.1 Semantics of the Service Primitive

654 The semantics of the M-LANE-PREPARE.request primitive are as follows:

```
655 M-LANE-PREPARE.request (
656 )
```

657 This primitive has no parameter.

8.2.4.2 When Generated

658 The Protocol Layer shall issue this primitive to request the M-TX to enter from power saving state to BURST state corresponding to the M-TX mode of operation. This primitive shall only be issued when the M-TX is in power saving state.

8.2.4.3 Effect on Receipt

659 The M-TX shall enter into the BURST state following the sequence of operation as described in Section 4.7.2.

8.2.5 M-LANE-PREPARE.indication

660 This primitive informs the Protocol Layer that the M-RX is coming out of power saving state and entering into a BURST state, either HS-BURST, PWM-BURST or SYS-BURST depending on the M-RX mode of operation. See Section 4 for more details on BURST state, power saving state and operating modes.

8.2.5.1 Semantics of the Service Primitive

661 The semantics of the M-LANE-PREPARE.indication primitive are as follows:

```
662 M-LANE-PREPARE.indication (
663 )
```

664 This primitive has no parameter.

8.2.5.2 When Generated

665 The M-RX shall issue this primitive to the Protocol Layer when M-RX detects PREPARE period (a period of DIF-P LINE state) while it is in power saving state.

8.2.5.3 Effect on Receipt

666 The Protocol Layer shall accept M-RX entering to the BURST state corresponding to the M-RX mode of operation and shall be prepared to receive data.

8.2.6 M-LANE-PREPARE.confirm

667 This primitive informs the Protocol Layer that the M-TX has started entering into BURST state following the reception of M-LANE-PREPARE.request.

8.2.6.1 Semantics of the Service Primitive

668 The semantics of M-LANE-PREPARE.confirm primitive are as follows

```
669 M-LANE-PREPARE.confirm(  
670     )
```

671 This primitive has no parameter.

8.2.6.2 When Generated

672 This primitive shall be generated by the M-TX when it enters into a PREPARE period upon the reception of a M-LANE-PREPARE.request primitive.

8.2.6.3 Effect on Receipt

673 Upon receiving this primitive the Protocol Layer may issue a programmable synchronization sequence through M-LANE-SYNC.request primitive when the M-TX is configured to receive external synchronization pattern from the protocol. Otherwise, the Protocol Layer may issue MARKER0 symbol request at any time during the SYNC period.

8.2.7 M-LANE-SYNC.request

674 This primitive requests the transmission of a programmable sync pattern byte wise over the LINE. For more details on SYNC sequences see Section 4.7.2.2.

8.2.7.1 Semantics of the Service Primitive

675 The semantics of the M-LANE-SYNC.request primitive are as follows:

```
676 M-LANE-SYNC.request (   
677     SyncData   
678 )
```

679 Table 43 specifies the parameters for the M-LANE-SYNC.request primitive

Table 43 Parameters for M-LANE-SYNC.request Primitive

Name	Type	Valid Range	Description
SyncData	Integer	0 to 255	A byte of data from the programmable sync sequence

8.2.7.2 When Generated

8.2.7.3 This primitive shall be generated by the Protocol Layer to request the transmission of a synchronization pattern to be provided by the protocol. This primitive only has effect if the M-TX is configured to send a programmable synchronization sequence. The synchronization sequence shall be issued to the M-TX one byte at a time using this primitive. The Protocol Layer shall wait for the M-LANE-SYNC.confirm primitive before issuing this primitive again. The first issue of this primitive shall only take place after the Protocol Layer receives M-LANE-PREPARE.confirm primitive from the M-TX to the previously issued M-LANE-PREPARE.request primitive and before SYNC period starts.**Effect on Receipt**

680 The M-TX shall encode SyncData byte as an 8b10b symbol and then transfer the symbol over the LINE. Upon transmission of SyncData byte the M-TX shall issue a M-LANE-SYNC.confirm primitive to the Protocol Layer.

8.2.8 M-LANE-SYNC.confirm

681 This primitive informs the Protocol Layer that the M-TX has completed the previously issued service request M-LANE-SYNC.request.

8.2.8.1 Semantics of the Service Primitive

682 The semantics of M-LANE-SYNC.confirm primitive are as follows

```
683 M-LANE-SYNC.confirm(  
684 )
```

685 This primitive has no parameter.

8.2.8.2 When Generated

686 This primitive shall be generated when the M-TX has completed serving the previously issued M-LANE-SYNC.request primitive and is ready to accept another synchronization sequence symbol from the Protocol Layer to transfer.

8.2.8.3 Effect on Receipt

687 The Protocol Layer may issue a new synchronization symbol or marker symbol request upon receiving this primitive. The Protocol Layer shall not issue a new M-LANE-SYNC.request until a previously issued M-LANE-SYNC.request has been responded with this primitive.

8.2.9 M-LANE-BurstEnd.indication

688 This primitive reports the reception of a BURST CLOSURE condition to the Protocol as described in Section 4.7.2.4.

8.2.9.1 Semantics of the Service Primitive

689 The semantics of the M-LANE-BurstEnd.indication primitive are as follows:

```
690 M-LANE-BurstEnd.indication(  
691 )
```

692 This primitive has no parameter.

8.2.9.2 When Generated

693 This primitive shall be generated by the M-RX to the Protocol Layer when M-RX detects a sequence of b0 or b1 on LINE over the period defined in Section 4.7.2.4 while it is in BURST state.

8.2.9.3 Effect on Receipt

694 Protocol Layer shall accept end of BURST state and shall consider that the M-RX is entering either into LINE-CFG state when sequence of b1 received over a period as described in Section 4.7.2.4.2 or SAVE state when sequence of b0 received over a period as described in Section 4.7.2.4.1.

8.2.10 Sequence of Service Primitives

695 The possible relationships among primitives at M-TX-DATA SAP and M-RX-DATA SAP are illustrated by the given time sequence diagrams shown in Figure 57. They also indicate a possible logical relationship in terms of time. Primitives that occur earlier in time and connected by dotted lines are logical predecessors of subsequent primitives.




Figure 57 Sequence of Primitives at M-TX-DATA SAP and M-RX-DATA SAP

8.3 M-TX-CTRL SAP and M-RX-CTRL SAP

696 M-TX-CTRL SAP and M-RX-CTRL SAP contain service primitives for configuring M-TX and M-RX, respectively, and obtaining capability and status information from these MODULES. Table 44 and Table 45 give an overview of the service primitives provided by M-TX-CTRL SAP and M-RX-CTRL SAP, respectively, and display the respective section numbers. There are parameters associated with these primitives. Section 8.4 defines the name, type and valid range of these parameters.

Table 44 M-TX-CTRL SAP Service Primitives

Name	Request	Indication	Response	Confirm
M-CTRL-CFGGET	8.3.1	n/a	n/a	8.3.2
M-CTRL-CFGSET	8.3.3	n/a	n/a	8.3.4
M-CTRL-CFGREADY	8.3.5	n/a	n/a	8.3.6
M-CTRL-RESET	8.3.7	n/a	n/a	8.3.8
M-CTRL-LINERESET	8.3.9	n/a	n/a	8.3.11

Table 45 M-RX-CTRL SAP Service Primitives

Name	Request	Indication	Response	Confirm
M-CTRL-CFGGET	8.3.1	n/a	n/a	8.3.2
M-CTRL-CFGSET	8.3.3	n/a	n/a	8.3.4
M-CTRL-CFGREADY	8.3.5	n/a	n/a	8.3.6
M-CTRL-RESET	8.3.7	n/a	n/a	8.3.8
M-CTRL-LINERESET	n/a	8.3.10	n/a	n/a
M-CTRL-LCCReadStatus	n/a	8.3.12	n/a	n/a

697 The parameters associated with these primitives are defined in Table 46 with the name, type and valid range.

Table 46 Parameters of M-TX-CTRL SAP and M-RX-CTRL SAP Service Primitives

Name	Type	Valid Range	Description
MIBattribute	Attribute name	Any attribute ID as defined in Section 8.4	The name of the MIB attribute
MIBvalue	Depends on attribute	Depends on the attribute as defined in Section 8.4	The value of the MIB attribute

698 The following sections define the meaning of M-TX-CTRL SAP and M-RX-CTRL SAP service primitives and their associated parameters.

8.3.1 M-CTRL-CFGGET.request

699 This primitive requests information about a MIB attribute, which are defined in Section 8.4.

8.3.1.1 Semantics of the Service Primitive

700 The semantics of the M-CTRL-CFGGET.request primitive are as follows:

```
701 M-CTRL-CFGGET.request(  
702     MIBattribute  
703 )
```

704 The primitive parameter is defined in Table 46.

8.3.1.2 When Generated

705 This primitive is generated by the Protocol Layer to obtain information of an MIBattribute from a MODULE's MIB. The Protocol Layer shall ensure that the requested MIBattribute exists. The MODULE may not check the validity of an MIBattribute. Undefined attribute names may result in malfunctioning of a MODULE. After issuing a M-CTRL-CFGGET.request primitive, the Protocol Layer shall wait for the M-CTRL-CFGGET.confirm primitive reception before issuing a new configuration service request.

8.3.1.3 Effect on Receipt

706 The MODULE retrieves value of the requested attribute from its MIB and responds with M-CTRL-CFGGET.confirm that gives the result.

8.3.2 M-CTRL-CFGGET.confirm

707 This primitive reports the result of a service request on MIBattribute.

8.3.2.1 Semantics of the Service Primitive

708 The semantics of the M-CTRL-CFGGET.confirm primitive are as follows:

```
709 M-CTRL-CFGGET.confirm(  
710     MIBvalue  
711 )
```

712 The primitive parameters are defined in Table 46.

8.3.2.2 When Generated

- 713 This primitive shall be generated by a MODULE in response to the most recent M-CTRL-CFGGET.request by the Protocol Layer. The MIBvalue parameter shall contain the value of the requested MIBattribute.

8.3.2.3 Effect on Receipt

- 714 The Protocol Layer shall accept this primitive in order to receive the value of the requested MIBattribute. The MIBvalue parameter will carry this value.

8.3.3 M-CTRL-CFGSET.request

- 715 This primitive requests to set an MIB attribute indicated by the parameter MIBattribute to the value hold by the parameter MIBvalue.

8.3.3.1 Semantics of the Service Primitive

- 716 The semantics of the M-CTRL-CFGSET.request primitive are as follows:

```

717 M-CTRL-CFGSET.request(
718     MIBattribute,
719     MIBvalue
720 )

```

- 721 The primitive parameters are defined in Table 46.

8.3.3.2 When Generated

- 722 The Protocol Layer shall generate this primitive to set an MIB attribute indicated by MIBattribute parameter with the value of MIBvalue parameter. The Protocol Layer shall ensure that the requested MIBattribute exists and the MIBvalue is in valid range of the requested MIBattribute. A MODULE may not check the validity of MIBattribute and MIBvalue. Undefined attribute names or out of range attribute values may result in malfunctioning of the MODULE. After issuing a M-CTRL-CFGSET.request primitive, the Protocol Layer shall wait for the M-CTRL-CFGSET.confirm primitive reception before issuing a new configuration service request.

8.3.3.3 Effect on Receipt

- 723 The MODULE shall set the specified MIBattribute with the value carried by MIBvalue in its MIB registry. If setting the value of an MIBattribute implies a specific action, then this action shall not be performed until the M-CTRL-CFGREADY.request primitive is received. The MODULE shall respond with M-CTRL-CFGSET.confirm after registering the MIBvalue for the requested attribute.

8.3.4 M-CTRL-CFGSET.confirm

- 724 This primitive confirms registering the attribute value based on the last issued request to set the value of an attribute in the MIB.

8.3.4.1 Semantics of the Service Primitive

- 725 The semantics of the M-CTRL-CFGSET.confirm primitive are as follows:

```

726 M-CTRL-CFGSET.confirm(
727 )

```

- 728 This primitive has no parameter.

8.3.4.2 When Generated

729 This primitive shall be generated by a MODULE in response to the most recent M-CTRL-CFGSET.request by the Protocol Layer after setting the value of the requested MIBattribute.

8.3.4.3 Effect on Receipt

730 The Protocol Layer is informed about serving the M-CTRL-CFGSET.request issued previously. The Protocol Layer may issue another service request upon receiving this primitive.

8.3.5 M-CTRL-CFGREADY.request

731 This primitive requests a MODULE to update the operation settings of MIB attribute(s) with the corresponding MIB values that are issued through previous M-CTRL-CFGSET.request.

8.3.5.1 Semantics of the Service Primitive

732 The semantics of the M-CTRL-CFGREADY.request primitive are as follows:

```
733 M-CTRL-CFGREADY.request (
734     )
```

735 This primitive has no parameter.

8.3.5.2 When Generated

736 The Protocol Layer shall issue this primitive after sending all setting requests to MIB attributes that compose a consistent new configuration parameter set. Issuing this primitive enables the MODULE to perform specific actions based on the MIB attributes set and the values assigned to these attributes. If a MODULE is in BURST state when this primitive is issued, then the Protocol Layer shall bring the MODULE into power saving state before specific actions can be taken and the new setting become effective.

8.3.5.3 Effect on Receipt

737 The MODULE shall perform specific actions, if any, required upon receiving this primitive, based on the configuration set requests received before. These actions shall be performed, if needed, when the MODULE is entering into or in power saving state.

8.3.6 M-CTRL-CFGREADY.confirm

738 This primitive reports the reception of M-CTRL-CFGREADY.request to update the operation settings to the configured MIB attribute(s).

8.3.6.1 Semantics of the Service Primitive

739 The semantics of the M-CTRL-CFGREADY.confirm primitive are as follows:

```
740 M-CTRL-CFGREADY.confirm(
741     )
```

742 This primitive has no parameter.

8.3.6.2 When Generated

743 This primitive shall be generated by the MODULE in response to the reception of M-CTRL-CFGREADY.request by the Protocol Layer.

8.3.6.3 Effect on Receipt

744 The Protocol Layer is informed about registering the M-CTRL-CFGREADY.request issued previously. Upon receiving this primitive, if the MODULE is in BURST state, then the Protocol Layer shall request the MODULE enter into power saving state.

8.3.7 M-CTRL-RESET.request

745 This primitive requests the MODULE reset to its Power-On Reset state. All previous configuration settings are lost.

8.3.7.1 Semantics of the Service Primitive

746 The semantics of the M-CTRL-RESET.request primitive are as follows:

747 M-CTRL-RESET.request(
748)

749 This primitive has no parameter.

8.3.7.2 When Generated

750 The Protocol Layer issues this request when it is desired to reset the MODULE to its default state and settings.

8.3.7.3 Effect on Receipt

751 When the Protocol Layer issues this request, the MODULE shall enter into DISABLED state specified in Section 4.7.1.4.

8.3.8 M-CTRL-RESET.confirm

752 This primitive shall only be utilized for modeling purposes of Protocol Layer.

753 This primitive informs the Protocol Layer that the MODULE has completed previously requested RESET action and ready to service any request.

8.3.8.1 Semantics of the Service Primitive

754 The semantics of the M-CTRL-RESET.confirm primitive are as follows

755 M-CTRL-RESET.confirm(
756)

757 This primitive has no parameter.

8.3.8.2 When Generated

758 After a request from the Protocol Layer to reset the MODULE, the MODULE shall generate this primitive upon completion of initialization and ready to receive a service request.

8.3.8.3 Effect on Receipt

759 Upon receiving this primitive the Protocol Layer should aware that the MODULE has completed initialization, reset all configuration settings to default values and entered HIBERN8 state.

8.3.9 M-CTRL-LINERESET.request

760 This primitive requests an M-TX to perform a LINE-RESET action. All configuration (rates, amplitudes, etc.) settings are lost and reset to default values. The M-TX also asserts a signal on the LINE so that the remote M-RX recognizes the LINE-RESET state and acts accordingly.

8.3.9.1 Semantics of the Service Primitive

761 The semantics of the M-CTRL-LINERESET.request primitive are as follows:

```
762 M-CTRL-LINERESET.request (
763     )
```

764 This primitive has no parameter.

8.3.9.2 When Generated

765 The Protocol Layer shall issue this request when it is desired to reset a LANE to the default state.

8.3.9.3 Effect on Receipt

766 Upon receiving this request, the M-TX shall perform LINE-RESET as described in Section 4.7.4.1.

8.3.10 M-CTRL-LINERESET.indication

767 This primitive reports to the Protocol Layer that the M-RX has been reset by a LINE-RESET

8.3.10.1 Semantics of the Service Primitive

768 The semantics of the M-CTRL-LINERESET.indication primitive are as follows:

```
769 M-CTRL-LINERESET.indication(
770     )
```

771 This primitive has no parameter.

8.3.10.2 When Generated

772 When M-RX detects LINE-RESET as described in Section 4.7.4.1, it shall indicate the same to the Protocol Layer using this primitive.

8.3.10.3 Effect on Receipt

773 When the Protocol Layer receives this primitive, it should be aware that the LANE is reset by a LINE-RESET and both M-TX and M-RX on this LANE will be in default state with default attribute values.

8.3.11 M-CTRL-LINERESET.confirm

774 This primitive informs the Protocol Layer that the MODULE has completed a previously requested LINE-RESET action.

8.3.11.1 Semantics of the Service Primitive

775 The semantics of the M-CTRL-LINERESET.confirm primitive are as follows

```
776 M-CTRL-LINERESET.confirm(
777     )
```

778 This primitive has no parameter.

8.3.11.2 When Generated

- 779 After a request from the Protocol Layer to an M-TX to reset the LANE by a LINE-RESET, the M-TX shall issue this primitive upon completion of the LINE-RESET operation as described in Section 4.7.4.1.

8.3.11.3 Effect on Receipt

- 780 Upon receiving this primitive the Protocol Layer should aware that the M-TX has completed LINE-RESET activity and reset all configuration settings to default values while entering into SLEEP state.

8.3.12 M-CTRL-LCCReadStatus.indication

- 781 This primitive informs the Protocol Layer that M-RX is received result of LCC-READ command, which is initiated at M-TX and the received result is set in the corresponding OMC Status attributes.

8.3.12.1 Semantics of the Service Primitive

- 782 The semantics of the M-CTRL-LCCReadStatus.indication primitive are as follows

```
783 M-CTRL-LCCReadStatus.indication(  
784                                     )
```

- 785 This primitive has no parameter.

8.3.12.2 When Generated

- 786 M-RX shall generate this primitive when it detects a write operation to any of the OMC Status attributes that are listed in \$\$\$.

8.3.12.3 Effect on Receipt

- 787 This primitive indicates to the Protocol Layer that an LCC-READ operation has been initiated at M-TX and the corresponding LCC-READ result is available through OMC Status attributes. Protocol Layer may read the value of OMC Status attributes using M-CTRL-CFGGET.request primitive before they are overwritten.

8.3.13 Sequence of Service Primitives

- 788 The possible relationships among primitives at M-TX-CTRL SAP and M-RX-CTRL SAP are illustrated by the given time sequence diagrams shown in Figure 58. They also indicate a possible logical relationship in terms of time. Primitives that occur earlier in time and connected by dotted lines are logical predecessors of subsequent primitives.




Figure 58 Sequence of Service Primitives at M-TX-CTRL SAP and M-RX-CTRL SAP

8.4 M-TX and M-RX Attributes

- 789 Capability, configuration and status attributes for a M-TX are listed in Table 47, Table 48, and Table 49, respectively, and for an M-RX these attributes are listed in Table 51, Table 52, and Table 53, respectively. Write-only and status attributes relevant to OMC are listed in Table 50, and Table 54, respectively. Capability attributes describe the capabilities of an implementation and shall be read-only. Currently, only one status attribute is defined for a MODULE to provide the current operating state of the MODULE. In case of an OMC, status attributes that are accessible at M-RX provide the result of an LCC-READ operation initiated at M-TX. No request, such as M-CTRL-CFGSET.request, shall be made by Protocol to write any value to any capability or status attribute. Any write request, such as M-CTRL-CFGSET.request, to a capability or status attribute shall be ignored and shall not be responded by a MODULE.
- 790 Configuration attributes are used for configuring a MODULE based on applicable capabilities, if there are any, to control its behavior. Configuration attributes shall be readable and writable. A write request, such as M-CTRL-CFGSET, to a configuration attribute shall hold a valid AttributeID and attribute value corresponding to that AttributeID. The attribute value shall not violate range of values of applicable capabilities, if any, for that attribute. Validity check of AttributeID and its corresponding value for a write request may not be performed in a MODULE. A read request, such as M-CTRL-CFGGET, to a configuration or capability attribute shall hold a valid AttributeID. Validity check of AttributeID for a read request may not be performed in a MODULE.
- 791 Write-only attributes of an OMC are used for configuring the OMC; there is no read function for reading configured write attribute data from an OMC to the M-RX. No request, such as M-CTRL-CFGGET.request, shall be made by the Protocol Layer to read a value from a write-only attribute. Any read request, such as M-CTRL-CFGGET.request, to a write-only attribute shall be ignored and shall not be responded by a MODULE.
- 792 The “Attribute Name” column in the tables specifies a symbolic name in a human readable form for an attribute.

- 793 The “AttributeID” column contains a hexadecimal code for an attribute which shall be used in read or write request made to an attribute. The parameter MIBattribute of M-CTRL-CFGGET.request and M-CTRL-CFGSET.request service primitives shall contain AttributeID of an attribute.
- 794 The “Description” column of an attribute provides a brief description of the attribute and four optional fields.
- 795 • The “*Existence depends on*” field of an attribute contains capability attributes that are applicable for its existence. An attribute becomes an Existence-dependant attribute if the “Description” contains an “Existence Depends on” field. An Existence-dependent attribute exists if all attributes listed in its “Existence Depends on” field are “TRUE”. Before making any read or write access to an existence dependant attribute, the Protocol shall ensure that all the applicable attributes for its existence are realizable to logical “TRUE” condition. If any of the attributes listed in the “Existence Depends on” field of an Existence-dependant attribute results in a logical “FALSE” condition then no access shall be made to that Existence-dependant attribute. For example, before accessing TX_HSGEAR_Capability attribute, TX_HSMODE_Capability attribute’s value is verified because the latter attribute is listed in the former attribute’s “Existence Depends on” field (see Table 47). The TX_HSGEAR_Capability attribute is accessed if and only if TX_HSMODE_Capability attribute’s value is “TRUE”.
- 796 • The “*Value depends on*” field of an attribute contains capability attributes that are applicable for defining its value. While writing to an attribute that has a “Value Depends on” field, the value being written to the attribute shall not exceed the worst case value limits defined for those capability attributes that are listed in its “Value Depends on” field. For example, to set TX_PWM_G1_SPINUP_TIME attribute’s value, TX_PWM_G1_SPINUP_TIME_Capability attribute’s value must be read as the latter attribute is listed in former attribute’s “Value Depends on” field. For example, if the value of TX_PWM_G1_SPINUP_TIME_Capability attribute is 14, then the value of TX_PWM_G1_SPINUP_TIME attribute must not be below 14 (worst case value limit).
- 797 • The “*Req’d Values*” field is applicable only to configuration attributes. If a configuration attribute is supported by a MODULE, then the MODULE shall support all values or range of values specified in the The “*Req’d Values*” field of that configuration attribute.
- 798 • The “*Reset Value*” field is applicable to configuration attributes only and specifies the default value of an attribute. A configuration attribute shall hold this default value after exiting the DISABLED state.
- 799 The “FSM” column of an attribute contains those FSM types that this attribute shall be applicable. So, this column specifies the validity of an attribute to be used in either TYPE-I or TYPE-II or both (TYPE-I and TYPE-II).
- 800 The “Type” column of an attribute specifies the type of data (as used in most common programming languages) it holds.
- 801 The “Bits” column of an attribute either recommends or mandates which bits to use for representing the possible values listed inside an attribute’s value range.
- 802 The “Range” column of an attribute specifies permissible limits of range of values that an attribute can take. Supported value range for an attribute shall not exceed the range of values specified in the “Range” column of that attribute.

Table 47 M-TX Capability Attributes

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
TX_HSMODE_Capability	0x01	Specifies support for HS-MODE.	Both	Bool	B[0] ¹	FALSE = 0, TRUE = 1
TX_HSGEAR_Capability	0x02	Specifies supported HS-GEARs. <i>Existence depends on:</i> TX_HSMODE_Capability	Both	Enum	B[1:0] ¹	HS_G1_ONLY = 1, HS_G1_TO_G2 = 2, HS_G1_TO_G3 = 3
TX_PWMG0_Capability	0x03	Specifies support for PWM-G0.	TYPE-I	Bool	B[0] ¹	NO = 0, YES = 1
TX_PWMGEAR_Capability	0x04	Specifies support for PWM-GEARs other than PWM-G0.	TYPE-I	Enum	B[2:0] ¹	PWM_G1_ONLY = 1, PWM_G1_TO_G2 = 2, PWM_G1_TO_G3 = 3, PWM_G1_TO_G4 = 4, PWM_G1_TO_G5 = 5, PWM_G1_TO_G6 = 6, PWM_G1_TO_G7 = 7
TX_Amplitude_Capability	0x05	Specifies supported signal amplitude levels.	Both	Enum	B[1:0] ¹	SMALL_AMPLITUDE_ONLY = 1, LARGE_AMPLITUDE_ONLY = 2, LARGE_AND_SMALL_AMPLI TITUDE = 3
TX_ExternalSYNC_Capability	0x06	Specifies support for external SYNC pattern. <i>Existence depends on:</i> TX_HSMODE_Capability	Both	Bool	B[0]	FALSE = 0, TRUE = 1
TX_HS_Unterminated_LINE_Drive_Capability	0x07	Specifies whether M-TX supports driving an unterminated LINE in HS- MODE or not. <i>Existence depends on:</i> TX_HSMODE_Capability	Both	Bool	B[0] ¹	NO = 0, YES = 1

Table 47 M-TX Capability Attributes (continued)

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
TX_LS_Terminated_LINE_Drive_Capability	0x08	Specifies whether M-TX supports driving a terminated LINE in LS-MODE or not.	Both	Bool	B[0] ¹	NO = 0, YES = 1
TX_Min_SAVE_ShortConfig_Time_Capability	0x09	Specifies minimum reconfiguration time (in ns) needed for configurations that take shorter settling time.	Both	Int	B[7:0]	0 to 1000
TX_Min_SAVE_LongConfig_Time_Capability	0x0A	Specifies minimum reconfiguration time (in μ s) needed for configurations that take longer settling time.	Both	Int	B[7:0]	1 to 1000
TX_Min_SAVE_NoConfig_Time_Capability	0x0B	Specifies minimum time (in SI) required for configuring an attribute that do not take any settling time.	Both	Int	B[3:0] ¹	0 to 15
TX_Min_PSSState_Duration_Capability	0x0C	Specifies the minimum duration in SAVE state between two BURST states in SI.	Both	Int	B[3:0] ¹	0 to 15
TX_REF_CLOCK_SHARED_Capability	0x0D	Specifies support for a shared reference Clock.	TYPE-I	Bool	B[0] ¹	NO = 0, YES = 1

¹. Recommended bit assignment.

Table 48 M-TX Configuration Attributes

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
TX_MODE	0x21	M-TX operating mode. <i>Existence depends on:</i> TX_HSMODE_Capability <i>Req'd Value:</i> LS_MODE <i>Reset Value:</i> LS_MODE	Both	Enum	B[1:0] ¹	LS_MODE = 1, HS_MODE = 2

Table 48 M-TX Configuration Attributes (continued)

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
TX_HSRATE_Series	0x22	HS mode RATE series value of M-TX. <i>Existence depends on:</i> TX_HSMODE_Capability <i>Req'd Value:</i> A and B <i>Reset Value:</i> A	Both	Enum	B[1:0] ¹	A = 1, B = 2
TX_HSGEAR	0x23	HS-GEAR value of M-TX. <i>Existence depends on:</i> TX_HSMODE_Capability <i>Value depends on:</i> TX_HSGEAR_Capability <i>Req'd Value:</i> HS_G1 <i>Reset Value:</i> HS_G1	Both	Enum	B[1:0] ¹	HS_G1 = 1, HS_G2 = 2, HS_G3 = 3
TX_PWMGEAR	0x24	PWM-GEAR value of M-TX. <i>Value depends on:</i> TX_PWMGEAR_Capability, TX_PWMG0_Capability <i>Req'd Value:</i> PWM_G1 <i>Reset Value:</i> PWM_G1	TYPE-I	Enum	B[2:0] ¹	PWM_G0 = 0, PWM_G1 = 1, PWM_G2 = 2, PWM_G3 = 3, PWM_G4 = 4, PWM_G5 = 5, PWM_G6 = 6, PWM_G7 = 7
TX_Amplitude	0x25	Type of drive strength on PINs at M-TX. <i>Value depends on:</i> TX_Amplitude_Capability <i>Reset Value:</i> LARGE_AMPLITUDE	Both	Enum	B[1:0] ¹	SMALL_AMPLITUDE = 1, LARGE_AMPLITUDE = 2
TX_HS_SlewRate	0x26	Slew Rate control of M-TX output driver. <i>Existence depends on:</i> TX_HSMODE_Capability <i>Reset Value:</i> see ²	Both	Enum	B[7:0] ³	0 to 255 ⁴

Table 48 M-TX Configuration Attributes (continued)

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
TX_SYNC_Source	0x27	Source of synchronization pattern at M-TX. <i>Existence depends on:</i> TX_HSMODE_Capability, TX_ExternalSync_Capability <i>Req'd Value:</i> INTERNAL_SYNC <i>Reset Value:</i> INTERNAL_SYNC	Both	Enum	B[0] ¹	INTERNAL_SYNC = 0, EXTERNAL_SYNC = 1
TX_HS_SYNC_LENGTH	0x28	High Speed Synchronization pattern length of M-TX in SI. <i>Existence depends on:</i> TX_HSMODE_Capability <i>Req'd Values:</i> FINE, COARSE, 0 to 15 ⁵ <i>Reset Values:</i> COARSE, 0 to 15 ⁵	Both	Int	B[7:6]	FINE = 0, COARSE = 1
					B[5:0]	0 to 15 ⁵
TX_HS_PREPARE_LENGTH	0x29	HS prepare length of M-TX in SI. <i>Existence depends on:</i> TX_HSMODE_Capability <i>Req'd Values:</i> 0 to 15 ⁶ <i>Reset Value:</i> 15 ⁶	Both	Int	B[3:0] ¹	0 to 15 ⁶
TX_LS_PREPARE_LENGTH	0x2A	PWM prepare time of M-TX in SI. <i>Req'd Values:</i> 0 to 15 ⁷ <i>Reset Value:</i> 15 ⁷	TYPE-I	Int	B[3:0] ¹	0 to 15 ⁷
TX_HIBERNATE_Control	0x2B	M-TX HIBERN8 state control. <i>Req'd Values:</i> ENTER, EXIT <i>Reset Value:</i> EXIT	TYPE-I	Bool	B[0] ¹	EXIT = 0, ENTER = 1

Table 48 M-TX Configuration Attributes (continued)

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
TX_LCC_Enable	0x2C	LCCs support by the M-TX. <i>Req'd Values:</i> YES, NO <i>Reset Value:</i> YES	TYPE-I	Bool	B[0] ¹	NO = 0, YES = 1
TX_PWM_BURST_Closure_Length	0x2D	Value of “N” in BURST CLOSURE length formula $[(10N+9) \times \text{PWM-b0} + 1 \times \text{PWM-b1}]$. <i>Req'd Values:</i> 0 to 15 <i>Reset Value:</i> 0	TYPE-I	Int	B[3:0] ¹	0 to 15
TX_BYPASS_8B10B_Enable	0x2E	Enable/disable 8b10b encoding operation at M-TX. <i>Req'd Value:</i> FALSE <i>Reset Value:</i> FALSE	Both	Bool	B[0] ¹	FALSE = 0, TRUE = 1
TX_DRIVER_POLARITY	0x2F	M-TX output driver polarity. <i>Req'd Values:</i> NORMAL, INVERTED <i>Reset Value:</i> NORMAL	Both	Enum	B[0] ¹	NORMAL = 0, INVERTED = 1
TX_HS_Unterminated_LINE_Drive_Enable	0x30	Enable M-TX to drive unterminated LINE in HS-MODE. <i>Existence depends on:</i> TX_HSMODE_Capability, TX_HS_Unterminated_LINE_Drive_Capability <i>Req'd Values:</i> NO, YES <i>Reset Value:</i> NO	Both	Bool	B[0] ¹	NO = 0, YES = 1

Table 48 M-TX Configuration Attributes (continued)

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
TX_LS_Terminated_LINE_Drive_Enable	0x31	Enable M-TX to drive terminated LINE in LS-MODE. <i>Existence depends on:</i> TX_LS_Terminated_LINE_Drive_Capability <i>Req'd Values:</i> NO, YES <i>Reset Value:</i> NO	Both		B[0] ¹	NO = 0, YES = 1
TX_LCC_Sequencer	0x32	To set bits for carrying out multiple LCC-READ or LCC-WRITE operations. To perform an LCC operation the corresponding bit for this attribute shall be set. <i>Req'd Values:</i> READ-CAPABILITY, READ-MFG-INFO-A, READ-MFG-INFO-B, WRITE-ATTRIBUTE <i>Reset Values:</i> 0 (no LCC operation requested)	TYPE-I	Enum	B[7:0]	B[0] = 1: LCC READ-CAPABILITY requested, B[0] = 0: LCC READ-CAPABILITY not requested; B[1] = 1: LCC READ-MFG-INFO-A requested, B[1] = 0: LCC READ-MFG-INFO-A not requested; B[2] = 1: LCC READ-MFG-INFO-B requested, B[2] = 0: LCC READ-MFG-INFO-B not requested B[6:3]: Reserved and shall be set to 0b0000, B[7] = 1: LCC WRITE-ATTRIBUTE requested, B[7] = 0: LCC WRITE-ATTRIBUTE not requested

1. Recommended bit assignment.

2. Implementation should ensure that the TX_HS_SlewRate value does not violate other parameter specifications

3. 256 steps monotonically decreasing

4. "0" represents the fastest slew rate value and "255" represents the slowest slew rate value. Maximum number of possible steps are 256 (0 to 255). An implementation may support less than 256 steps but be able to interpret the 8-bit range.

5. Actual value is calculated as If (Bit[7:6] == COARSE); then $2^{(0b00101 + \text{Bit}[5:0])} - 1$; else Bit[5:0].6. Actual HS prepare length is calculated using the formula $\text{TX_HS_PREPARE_LENGTH} * 2^{(\text{TX_HSGEAR} - 1)}$ 7. Actual PWM prepare length is calculated using the formula $2^{\max(\text{TX_LS_PREPARE_LENGTH} + \text{TX_PWMGEAR} - 8, 0)}$

Table 49 M-TX Status Attributes

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
RX_FSM_State	0x41	To read out the current state of M-TX	Both	Enum	B[3:0] ¹	HIBERN8 = 0, SLEEP = 1, STALL = 2, LS-BURST = 3, HS-BURST = 4, LINE-CFG = 5

1. Recommended bit assignment

Table 50 OMC Write-only Attributes

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
MC_Output_Amplitude	0x61	Type of drive strength on PINs at OMC output. <i>Value depends on:</i> MC_RX_LA_Capability, MC_RX_SA_Capability <i>Reset Value:</i> LARGE_AMPLITUDE	TYPE-I	Enum	B[0] ¹	SMALL_AMPLITUDE = 0, LARGE_AMPLITUDE = 1
MC_HS_Unterminated_Enable	0x62	Enable disconnection of resistive termination of O-TX in HS-MODE. <i>Existence depends on:</i> MC_HSMODE_Capability, MC_HS_Unterminated_Capability <i>Req'd Value:</i> OFF <i>Reset Value:</i> OFF	TYPE-I	Bool	B[0]	OFF = 0, ON = 1

Table 50 OMC Write-only Attributes (continued)

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
MC_LS_Terminated_Enable	0x63	Enable O-TX resistive termination in LS-MODE. <i>Existence depends on:</i> MC_LS_Terminated_Capability <i>Req'd Value:</i> OFF <i>Reset Value:</i> OFF	TYPE-I	Bool	B[0] ¹	OFF = 0, ON = 1
MC_HS_Unterminated_LINE_Drive_Enable	0x64	Enable O-RX to drive unterminated LINE in HS-MODE. <i>Existence depends on:</i> MC_HSMODE_Capability, MC_HS_Unterminated_LINE_Drive_Capability <i>Req'd Value:</i> OFF <i>Reset Value:</i> OFF	TYPE-I	Bool	B[0] ¹	OFF = 0, ON = 1
MC_LS_Terminated_LINE_Drive_Enable	0x65	Enable O-RX to drive terminated LINE in LS-MODE. <i>Existence depends on:</i> MC_LS_Terminated_LINE_Drive_Capability <i>Req'd Value:</i> OFF <i>Reset Value:</i> OFF	TYPE-I	Bool	B[0] ¹	OFF = 0, ON = 1

1. Recommended bit assignment.

Table 51 M-RX Capability Attributes

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
RX_HSMODE_Capability	0x81	Specifies support for HS-MODE.	Both	Bool	B[0] ¹	FALSE = 0, TRUE = 1

Table 51 M-RX Capability Attributes (continued)

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
RX_HSGEAR_Capability	0x82	Specifies supported HS-GEARs. <i>Existence depends on:</i> RX_HSMODE_Capability	Both	Enum	B[1:0] ¹	HS_G1_ONLY = 1, HS_G1_TO_G2 = 2, HS_G1_TO_G3 = 3
RX_PWMG0_Capability	0x83	Specifies support for PWM-G0.	TYPE-I	Bool	B[0] ¹	NO = 0, YES = 1
RX_PWMGEAR_Capability	0x84	Specifies supported PWM-GEARs other than PWM-G0.	TYPE-I	Enum	B[2:0] ¹	PWM_G1_ONLY = 1, PWM_G1_TO_G2 = 2, PWM_G1_TO_G3 = 3, PWM_G1_TO_G4 = 4, PWM_G1_TO_G5 = 5, PWM_G1_TO_G6 = 6, PWM_G1_TO_G7 = 7
RX_HS_Unterminated_Capability	0x85	Specifies support for disconnection of resistive termination in HS-MODE. <i>Existence depends on:</i> RX_HSMODE_Capability	Both	Bool	B[0] ¹	NO = 0, YES = 1
RX_LS_Terminated_Capability	0x86	Specifies support for enabling resistive termination in LS-MODE.	TYPE-I	Bool	B[0] ¹	NO = 0, YES = 1
RX_Min_SAVE_ShortConfig_Time_Capability	0x87	Specifies minimum reconfiguration time (in ns) needed for configurations that take shorter settling time at M-RX	Both	Int	B[7:0]	0 to 1000 ¹
RX_Min_SAVE_LongConfig_Time_Capability	0x88	Specifies minimum reconfiguration time (in μ s) needed for configurations that take longer settling time at M-RX	Both	Int	B[7:0]	1 to 1000 ¹
RX_Min_SAVE_NoConfig_Time_Capability	0x89	Specifies minimum time (in SI) required for configuring an attribute that do not take any settling time at M-RX.	Both	Int	B[3:0] ¹	0 to 15
RX_REF_CLOCK_SHARED_Capability	0x8A	Specifies support for a shared reference Clock.	TYPE-I	Bool	B[0] ¹	NO = 0, YES = 1

1. Recommended bit assignment.

Table 52 M-RX Configuration Attributes

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
RX_MODE	0xA1	Operating mode. <i>Existence depends on:</i> RX_HSMODE_Capability <i>Req'd Value:</i> LS_MODE <i>Reset Value:</i> LS_MODE	Both	Enum	B[1:0] ¹	LS_MODE = 1, HS_MODE = 2
RX_HSRATE_Series	0xA2	HS mode RATE series value. <i>Existence depends on:</i> RX_HSMODE_Capability <i>Req'd Values:</i> A and B <i>Reset Value:</i> A	Both	Enum	B[1:0] ¹	A = 1, B = 2
RX_HSGEAR	0xA3	Current HS-GEAR. <i>Existence depends on:</i> RX_HSMODE_Capability <i>Value depends on:</i> RX_HSGEAR_Capability <i>Req'd Value:</i> HS_G1 <i>Reset Value:</i> HS_G1	Both	Enum	B[1:0] ¹	HS_G1 = 1, HS_G2 = 2, HS_G3 = 3
RX_PWMGEAR	0xA4	Current PWM-GEAR. <i>Req'd Value:</i> PWM_G1 <i>Reset Value:</i> PWM_G1	TYPE-I	Enum	B[2:0] ¹	PWM_G0 = 0, PWM_G1 = 1, PWM_G2 = 2, PWM_G3 = 3, PWM_G4 = 4, PWM_G5 = 5, PWM_G6 = 6, PWM_G7 = 7

Table 52 M-RX Configuration Attributes (continued)

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
RX_LS_Terminated_Enable	0xA5	Enable resistive termination of M-RX in LS-MODE. <i>Existence depends on:</i> RX_LS_Terminated_Capability <i>Req'd Value:</i> OFF <i>Reset Value:</i> OFF	TYPE-I	Bool	B[0] ¹	OFF = 0, ON = 1
RX_HS_Unterminated_Enable	0xA6	Enable disconnection of resistive termination of M-RX in HS-MODE. <i>Existence depends on:</i> RX_HSMODE_Capability, RX_HS_Unterminated_Capability <i>Req'd Value:</i> OFF <i>Reset Value:</i> OFF	Both	Bool	B[0] ¹	OFF = 0, ON = 1
RX_HS_SYNC_LENGTH	0xA7	High Speed Synchronization pattern length in SI. <i>Existence depends on:</i> RX_HSMODE_Capability <i>Req'd Values:</i> FINE, COARSE, 0 to 15 ² <i>Reset Value:</i> COARSE 0 to 15 ²	Both	Int	B[7:6]	FINE = 0, COARSE = 1
					B[5:0]	0 to 15 ²

Table 52 M-RX Configuration Attributes (continued)

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
RX_Enter_HIBERNATE	0xA8	M-RX entry to HIBERN8 state control. <i>Req'd Values:</i> YES, NO <i>Reset Value:</i> YES for Local-RESET, NO for LINE-RESET	TYPE-I	Bool	B[0] ¹	NO = 0: Protocol Layer shall not set the value of this attribute to "NO". When the M-RX is in HIBERN8 state, upon squelch detection the M-RX exits HIBERN8 state (to SLEEP or STALL state) and resets this attribute value to NO, YES = 1: Can be set by the Protocol. The M-RX enters from SLEEP or STALL state to HIBERN8 state, if it is not already in HIBERN8 state.
RX_BYPASS_8B10B_Enable	0xA9	8b10b Decoding Enable. <i>Req'd Value:</i> FALSE <i>Reset Value:</i> FALSE	Both	Bool	B[0] ¹	FALSE = 0, TRUE = 1

1. Recommended bit assignment.

2. Actual value shall be calculated as If (Bit[7:6] = COARSE); then $2^{(0b00101+Bit[5:0])}-1$; else Bit[5:0]

Table 53 M-RX Status Attributes

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
RX_FSM_State	0xC1	To read out the current state of M-RX	Both	Enum	B[3:0] ¹	HIBERN8 = 0, SLEEP = 1, STALL = 2, LS-BURST = 3, HS-BURST = 4, LINE-CFG = 5

1. Recommended bit assignment

Table 54 OMC Status Attributes

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
OMC_TYPE_Capability	0xD1	Specifies the type of OMC present.	TYPE-I	Enum	B[0] ¹	BASIC = 0, ADVANCED = 1
MC_HSMODE_Capability	0xD2	Specifies whether or not OMC supports HS-MODE.	TYPE-I	Bool	B[0] ¹	FALSE = 0, TRUE = 1
MC_HSBURST_Capability	0xD3	Specifies which HS-GEARs that OMC supports. <i>Existence depends on:</i> MC_HSMODE_Capability	TYPE-I	Enum	B[1:0] ¹	HS_G1_ONLY = 1, HS_G1_TO_G2 = 2, HS_G1_TO_G3 = 3
MC_HS_START_TIME_Var_Capability	0xD4	Specifies High Speed start up time of OMC. <i>Existence depends on:</i> MC_HSMODE_Capability	TYPE-I	Int	B[3:0] ¹	0 to 15
MC_HS_START_TIME_Range_Capability	0xD5	Specifies the granularity that High Speed start up time OMC takes. <i>Existence depends on:</i> MC_HSMODE_Capability	TYPE-I	Bool	B[0] ¹	FINE = 0, COARSE = 1
MC_RX_SA_Capability	0xD6	Specifies whether or not OMC supports Small Amplitude	TYPE-I	Bool	B[0] ¹	FALSE = 0, TRUE = 1
MC_RX_LA_Capability	0xD7	Specifies whether or not OMC supports Large Amplitude	TYPE-I	Bool	B[0] ¹	FALSE = 0, TRUE = 1
MC_LS_PREPARE_LENGTH	0xD8	Specifies OMC PREPARE length for PWM-BURST	TYPE-I	Bool	B[3:0]	0 to 15
MC_PWMG0_Capability	0xD9	Specifies whether or not OMC supports PWM-G0.	TYPE-I	Bool	B[0] ¹	NO = 0, YES = 1

Table 54 OMC Status Attributes (continued)

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
MC_PWMGEAR_Capability	0xDA	Specifies which PWM-GEARs other than PWM-G0 are supported by OMC	TYPE-I	Enum	B[2:0] ¹	PWM_G1_ONLY = 1, PWM_G1_TO_G2 = 2, PWM_G1_TO_G3 = 3, PWM_G1_TO_G4 = 4, PWM_G1_TO_G5 = 5, PWM_G1_TO_G6 = 6, PWM_G1_TO_G7 = 7
MC_LS_Terminated_Capability	0xDB	Specifies whether or not O-TX supports enabling of resistive termination in PWM-MODE	TYPE-I	Bool	B[0] ¹	NO = 0, YES = 1
MC_HS_Unterminated_Capability	0xDC	Specifies support for disconnection of resistive termination in HS-MODE by O-TX. <i>Existence depends on:</i> MC_HSMODE_Capability	TYPE-I	Bool	B[0] ¹	NO = 0, YES = 1
MC_LS_Terminated_LINE_Drive_Capability	0xDD	Specifies whether or not O-RX supports driving a terminated LINE in PWM-MODE.	TYPE-I	Bool	B[0] ¹	NO = 0, YES = 1
MC_HS_Unterminated_LINE_Drive_Capability	0xDE	Specifies whether or not O-RX supports driving a unterminated LINE in HS-MODE. <i>Existence depends on:</i> MC_HSMODE_Capability	TYPE-I	Bool	B[0] ¹	NO = 0, YES = 1
MC_MFG_ID_Part1	0xDF	Manufacturer identification least significant byte	TYPE-I	Int	B[7:0]	0 to 255
MC_MFG_ID_Part2	0xE0	Manufacturer identification most significant byte	TYPE-I	Int	B[7:0]	0 to 255
MC_Vendor_Info_Part1	0xE1	Vendor specific information least significant byte	TYPE-I	Int	B[7:0]	0 to 255

Table 54 OMC Status Attributes (continued)

Attribute Name	AttributeID	Description	FSM	Type	Bits	Range
MC_Vendor_Info_Part2	0xE2	Vendor specific information most significant byte	TYPE-I	Int	B[7:0]	0 to 255
MC_Ext_Vendor_Info_Part1	0xE3	Extended vendor specific information least significant byte	TYPE-I	Int	B[7:0]	0 to 255
MC_Ext_Vendor_Info_Part2	0xE4	Extended vendor specific information second least significant byte	TYPE-I	Int	B[7:0]	0 to 255
MC_Ext_Vendor_Info_Part3	0xE5	Extended vendor specific information third least significant byte	TYPE-I	Int	B[7:0]	0 to 255
MC_Ext_Vendor_Info_Part4	0xE6	Extended vendor specific information most significant byte	TYPE-I	Int	B[7:0]	0 to 255

1. Recommended bit assignment.

Annex A Signaling Interface Description (normative)

- 803 The signaling interfaces described in this annex are optional. However, if a MODULE includes these interfaces it shall implement them as described in this annex.
- 804 The signaling interface for a MODULE (M-TX or M-RX) consists of two independent interfaces for control service primitives (M-TX-CTRL SAP and M-RX-CTRL SAP) and for data transfer service primitives (M-TX-DATA SAP and M-RX-DATA SAP). An M-PORT with multiple M-TXs or M-RXs uses a set of signals defined for M-TX or M-RX for each MODULE. To keep the same structure used for SAP definitions, the signaling interface of a MODULE is divided into DATA and CTRL signaling interfaces.
- 805 A shadow memory bank inside the MODULE implements the OFFLINE-SET and INLINE-CR registries as defined in Section 4.8.1, and a separate effective configuration bank implements the INLINE-SET registry. Both the shadow memory and the effective configuration banks are written sequentially. However the entire contents of the shadow memory bank can be uploaded to the effective configuration bank in a single Protocol Layer-requested step. For maximum implementation versatility, the effective configuration bank can be accessed directly by the Protocol Layer as well. However, the Protocol Layer shall ensure that direct updates to this bank, through either direct access or shadow memory upload, take place only in STALL, SLEEP or HIBERN8 states.
- 806 Due to the high data rates supported in M-PHY implementations, the width of the data buses conveying data to and from the Physical Layer can be increased, and different parallelization options are provided.
- 807 Finally, testability extensions to the CTRL signal interface are also included in this specification. However, the definition of the internal M-RX and M-TX structures controlled by these extensions is out of scope for this document.
- 808 Section A.2 and Section A.3 define the signals used in the signaling interface of an M-TX, and M-RX, respectively. While the CTRL signaling interfaces for M-TXs and M-RXs cannot be identical, this annex provides a common signal definition for M-TX-CTRL SAP and M-RX-CTRL SAP to the furthest extent possible. M-TX-DATA SAP and M-RX-DATA SAP signaling interfaces are, by their nature, substantially different.

A.1 One-Hot Coding of Control Symbols

- 809 Table 55 defines the One-Hot coding of control symbols.

Table 55 One-Hot Coding of Control Symbols

One-Hot Code	Type of Control Symbol at TX	Type of Control Symbol at RX
0000 0000	Reserved	Reserved Symbol Error
0000 0001	MARKER0	MARKER0
0000 0010	MARKER1	MARKER1
0000 0100	MARKER2	MARKER2
0000 1000	Reserved	Reserved
0001 0000	Reserved	Reserved
0010 0000	Reserved	Reserved
0100 0000	Reserved	Reserved
1000 0000	FILLER	FILLER

A.2 The M-RX Signaling Interface

810 A schematic overview of the M-RX signaling interface is shown in Figure 59.




Figure 59 M-RX Signal Interfaces Diagram

A.2.1 M-RX Signal Description

- 811 In Table 56 through Table 58, entries in the “Direction” column specifies the direction of each signal from the perspective of the M-RX. An input signal (abbreviated as “I”) is driven by the Protocol Layer. An output signal (abbreviated as “O”) is driven by the M-RX.
- 812 The “Detection Type” column indicates the relevant condition for a given signal. A Detection Type of “Level” means the relevant information is either a high or low level on the signal. A Detection Type of “Transition” means a change from high-to-low or low-to-high causes the described action. A Detection Type of “Clock” indicates the signal is used to synchronize other signals on the interface. A Detection Type of “Asynch” means the signal changes state asynchronously to the relevant clock signal.

Table 56 M-RX-CTRL Interface Signals

Signal Name	Direction	Detection Type	Width	Signal Description
RX_CfgClk	I	Clock	1	Control Interface Clock. All M-RX-CTRL interface signals, with the exception of RX_Reset, are synchronous with this signal. The exact frequency of RX_CfgClk is implementation-specific, but shall allow squelch detection, adequate measurement of T_{RESET} , and LCC-READ event signaling. RX_CfgClk shall have a minimum frequency of 400 KHz. However, RX_CfgClk should have minimum frequency of 10 MHz to prevent very high interface access latencies. RX_CfgClk shall be available in all M-RX power states except DISABLED and UNPOWERED.
RX_Reset	I	Asynch	1	RX_Reset is the active-high asynchronous reset for all logic inside the M-RX. The Local Reset function (see Section 4.7) uses RX_Reset to bring all M-RX state machines and attributes to their default values. The Protocol Layer, or other source, shall set RX_Reset to “1” for at least 100 ns.
RX_LineReset	O	Transition	1	RX_LineReset indicates the status of the LINE-RESET process in the M-RX. M-RX shall set RX_LineReset to “1” when LINE-RESET is detected. M-RX shall set RX_LineReset to “0” once it has transitioned to the LINE-RESET exit state (see Section 4.7.4.1).
RX_AttrID	I	Level	8	RX_AttrID carries the Attribute ID of M-RX Configuration attributes for read or write operations, or M-RX Capability attribute or OMCS Status Attributes for read operation.
RX_AttrRdVal	O	Level	8	RX_AttrRdVal carries the attribute value read from an M-RX-MIB attribute specified by RX_AttrID. The M-RX-MIB attribute value should be held on this bus until a subsequent read command is issued by the protocol. The M-RX shall provide the specified attribute value within one-half of the RX_CfgClk period.
RX_AttrWrVal	I	Level	8	RX_AttrWrVal carries the attribute value to write to an M-RX-MIB attribute specified by RX_AttrID.
RX_AttrWRn	I	Level	1	RX_AttrWRn specifies the operation, read or write, to perform on an M-RX-MIB attribute. The Protocol Layer shall set RX_AttrWRn to “0” to indicate a read operation. The Protocol Layer shall set RX_AttrWRn to “1” to indicate a write operation.

Table 56 M-RX-CTRL Interface Signals (continued)

Signal Name	Direction	Detection Type	Width	Signal Description
RX_CfgEnbl	I	Level	1	<p>Config Enable</p> <p>The Protocol Layer shall set RX_CfgEnbl to “1” for a single RX_CfgClk cycle to perform an attribute read, or write, operation.</p> <p>The Protocol Layer shall set RX_CfgEnbl, Rx_AttrID, RX_AttrWRn, and Rx_AttrWrVal or Rx_AttrRdVal in the same RX_CfgClk cycle.</p>
RX_InLnCfg	I	Level	1	<p>RX_InLnCfg is used in conjunction with RX_AttrWRn and RX_CfgEnbl to direct an M-RX-MIB write operation to the M-RX's shadow memory bank or to the M-RX's effective configuration bank.</p> <p>The Protocol Layer shall set RX_InLnCfg to “0” to write to the M-RX shadow memory bank.</p> <p>The Protocol Layer shall set RX_InLnCfg to “1” to read, or write, the M-RX effective configuration bank.</p> <p>An attribute write operation to the M-RX effective configuration bank should only take effect when the M-RX is in SLEEP, STALL, or HIBERN8 states. The M-RX may ignore such an operation if it is performed during any other state.</p> <p>Note: <i>The Protocol Layer can only read from the M-RX's effective configuration bank, not from the shadow memory.</i></p>
RX_CfgUpdt	I	Transition	1	<p>RX_CfgUpdt transfers the contents of the shadow memory to the effective configuration bank.</p> <p>The Protocol Layer shall set RX_CfgUpdt to “1” for a single RX_CfgClk cycle to trigger the upload of the entire M-RX shadow memory contents to the effective configuration bank.</p> <p>While RX_InLnCfg allows for single attributes to be written directly to the M-RX effective configuration bank, e.g. dithering control between HS-BURSTs, RX_CfgUpdt allows the Protocol Layer to make configuration changes to the M-RX's shadow memory sequentially, then make the changes effective atomically.</p>

Table 56 M-RX-CTRL Interface Signals (continued)

Signal Name	Direction	Detection Type	Width	Signal Description
RX_CfgRdyN	O	Level	1	<p>RX_CfgRdyN indicates the M-RX cannot process a register write command to its effective configuration bank.</p> <p>The M-RX shall set this signal to “1” in the same RX_CfgClk cycle that triggers its internal FSM exit from the SLEEP, STALL, or HIBERN8 state to any other state.</p> <p>The M-RX may also set this signal to “1” while it is processing a Protocol-issued change to its effective configuration bank.</p> <p>The M-RX shall only set this signal to “0” when its internal FSM is in SLEEP, STALL, or HIBERN8 state and the MODULE is ready to accept a register write command to any register of its effective configuration bank.</p> <p>For a RX_Reset (Local Reset) command, the M-RX shall set RX_CfgRdyN to “1” asynchronously.</p> <p>The Protocol Layer shall not issue write commands to the M-RX effective configuration bank (including RX_CfgUpdt) until the M-RX sets RX_CfgRdyN to “0”.</p> <p>The M-RX shall respond to read commands from the Protocol Layer regardless of the value of RX_CfgRdyN.</p> <p>The M-RX shall process register write commands to its shadow memory bank regardless of the value of RX_CfgRdyN.</p>
RX_LCCRdDet	O	Transition	1	<p>RX_LCCRdDet indicates the M-RX received a LCC-READ sequence, which results in the update of corresponding attributes in the M-RX.</p> <p>The M-RX shall set RX_LCCRdDet to “1” for a single RX_CfgClk cycle for each LCC-READ sequence detected. Cascaded LCC-READ sequences result in the M-RX asserting and deasserting RX_LCCRdDet as many times as the number of sequences received.</p>

Table 57 M-RX-DATA Interface Signals

Signal Name	Direction	Detection Type	Width	Signal Description
RX_RefClk	I	Clock	1	<p>Reference Clock.</p> <p>RX_RefClk may not be accessible in the M-RX-DATA interface for an M-PHY implementation that comprises an integrated clock multiplier.</p> <p>RX_RefClk shall have no specific phase relationship requirement to any signal in the M-RX-DATA interface.</p>

Table 57 M-RX-DATA Interface Signals (continued)

Signal Name	Direction	Detection Type	Width	Signal Description
RX_SymbolClk	O	Clock	1	<p>Symbol Clock</p> <p>All M-RX-DATA interface signals are synchronous with this signal.</p> <p>The M-RX may disable RX_SymbolClk generation when the M-RX is not in LINE-CFG, PWM-BURST, SYS-BURST, or HS-BURST states.</p> <p>The M-RX shall provide the minimum number of cycles to transfer all M-RX data to the Protocol Layer. RX_SymbolClk shall have a period of 10 UI for a 10-bit RX_Symbol bus, 20 UI for a 20-bit RX_Symbol bus, or 40 UI for a 40-bit RX_Symbol bus.</p> <p>The behavior of RX_SymbolClk must be glitch-free even when this signal is being enabled or disabled. The M-RX shall not provide a RX_SymbolClk “1” or “0” pulse with a duration less than one-quarter of the nominal RX_SymbolClk period.</p>
RX_Symbol	O	Level	10, 20, or 40	<p>RX_Symbol is used for BURST data transfer to the Protocol Layer. The contents of this bus depend on the interface width (10, 20 or 40 bits, corresponding to 1, 2 and 4 parallel symbols, respectively), and also on whether or not the 10b8b decoding function is bypassed.</p> <p>When the 10b8b decoding function is disabled, RX_Symbol carries the raw data as received on the LINES, parallelized according to the implemented width. The LSb of RX_Symbol shall correspond to the earliest received bit.</p> <p>When the 10b8b decoding function is enabled, only the 8, 16, or 32 LSbs of RX_Symbol are used to carry the decoded DATA or control symbol. The M-RX shall set the remaining MSbs to “0”.</p> <p>Control symbols shall be decoded as listed in Table 55.</p>

Table 57 M-RX-DATA Interface Signals (continued)

Signal Name	Direction	Detection Type	Width	Signal Description										
RX_PhyDORDY	O	Level	1, 2 or 4	<p>PHY Data Output Ready</p> <p>RX_ProtDORDY indicates data is available in the corresponding RX_Symbol bus range. The width of RX_PhyDORDY is one, two or four bits depending on the RX_Symbol bus width of 10, 20, or 40 bits, respectively.</p> <p>Each bit in RX_PhyDORDY corresponds to a 10b8b symbol in RX_Symbol bus.</p> <table><tr><td>RX_PhyDORDY bit</td><td>RX_Symbol bits (10b8b enabled)</td></tr><tr><td>0</td><td>bits[9:0] (bits[7:0])</td></tr><tr><td>1</td><td>bits[19:10] (bits[15:8])</td></tr><tr><td>2</td><td>bits[29:20] (bits[23:16])</td></tr><tr><td>3</td><td>bits[39:30] (bits[32:24])</td></tr></table> <p>The M-RX shall set each bit of RX_PhyDORDY to “1” for every RX_SymbolClk cycle that the corresponding RX_Symbol bus range contains new data.</p> <p>The M-RX shall set each bit of RX_PhyDORDY bit to “0” for every RX_SymbolClk cycle that the corresponding RX_Symbol bus range does not contain new data.</p> <p>The Protocol Layer shall always be ready to consume the data from the M-RX.</p>	RX_PhyDORDY bit	RX_Symbol bits (10b8b enabled)	0	bits[9:0] (bits[7:0])	1	bits[19:10] (bits[15:8])	2	bits[29:20] (bits[23:16])	3	bits[39:30] (bits[32:24])
RX_PhyDORDY bit	RX_Symbol bits (10b8b enabled)													
0	bits[9:0] (bits[7:0])													
1	bits[19:10] (bits[15:8])													
2	bits[29:20] (bits[23:16])													
3	bits[39:30] (bits[32:24])													
RX_DataNCtrl	O	Level	1, 2 or 4	<p>RX_DataNCtrl indicates the type of symbol on the indicated range of RX_Symbol.</p> <p>The width of RX_DataNCtrl is one, two or four bits depending on the RX_Symbol bus width of 10, 20, or 40 bits, respectively.</p> <p>RX_DataNCtrl are mapped the same as RX_PhyDORDY.</p> <p>The M-RX shall set the corresponding bit of RX_DataNCtrl to “0” when the related RX_Symbol bus range carries a data symbol.</p> <p>The M-RX shall set the corresponding bit of RX_DataNCtrl to “1” when the related RX_Symbol bus range carries a control symbol or a reserved symbol which was erroneously received (see RX_SymbolErr definition).</p> <p>The M-RX shall set all bits of RX_DataNCtrl to “0” when 10b8b decoding is bypassed.</p>										

Table 57 M-RX-DATA Interface Signals (continued)

Signal Name	Direction	Detection Type	Width	Signal Description
RX_SymbolErr	O	Level	1, 2 or 4	<p>The width of RX_SymbolErr is one, two or four bits depending on the RX_Symbol bus width of 10, 20, or 40 bits, respectively.</p> <p>The M-RX shall set each bit of RX_SymbolErr to “1” for one RX_SymbolClk cycle when any of the following conditions on the corresponding RX_Symbol bus range are “TRUE”:</p> <ul style="list-style-type: none"> • The 3b4b sub-block is in error while decoding the related 8b10b symbol received over the LINE • The 5b6b sub-block is in error while decoding the related 8b10b symbol received over the LINE • The Running Digital Sum algorithm computes a RDS error for the related 8b10b symbol received over the LINE • The related 8b10b symbol received over the LINE is a reserved symbol <p>The M-RX shall set all bits of RX_SymbolErr to “0” for all other conditions.</p> <p>RX_Symbol shall carry, in the corresponding bus range, the re-mapped payload byte except for the case of a Reserved Symbol error. In this case, the corresponding range of RX_Symbol shall be set to 0x00 while the corresponding RX_DataN_Ctrl bit is set to “1” for one RX_SymbolClk cycle.</p> <p>The M-RX shall set all bits of RX_SymbolErr to “0” when 10b8b decoding is bypassed.</p>
RX_Burst	O	Transition	1	<p>RX_Burst provides a framing window to the Protocol Layer for received BURSTS.</p> <p>The M-RX shall set RX_Burst to “1” when it detects the start of a PREPARE period.</p> <p>The M-RX shall set RX_Burst to “0” when it detects any of the BURST exit conditions (see Section 4.7.2) and all 8b10b payload data has been sent to the Protocol Layer via RX_Symbol.</p>

Table 58 M-RX Test Extensions

Signal Name	Direction	Detection Type	Width	Signal Description
TST_RTObserve	O	Asynch	8	TST_RTObserve makes internal M-RX real-time signals observable, e.g. through DMA, by the Protocol Layer, or external test equipment. These signals are asynchronous to any clock on the M-RX-DATA or M-RX-CTRL interfaces. Signals are selected by programming implementation-specific M-RX registers using the M-RX-CTRL interface. The M-RX implementation shall not require TST_RTObserve for normal operation.
TST_RTControl	I	Asynch	8	TST_RTControl carries real-time signals to control implementation-specific signals, e.g. test features, inside the M-RX. These signals are asynchronous to any clock on the M-RX-DATA or M-RX-CTRL interfaces. Internal multiplexers with signals on this bus are selected by programming implementation-specific M-RX registers using the M-RX-CTRL interface. The M-RX implementation shall not require any specific behavior or value on TST_RTControl for normal operation.

A.3 The M-TX Signaling Interface

813 A schematic overview of the M-TX signaling interface is shown in Figure 60.




Figure 60 M-TX Signal Interfaces Diagram

A.3.1 M-TX Signaling Interface

- 814 In Table 59 through Table 61, entries in the “Direction” column specifies the direction of each signal from the perspective of the M-TX. An input signal (abbreviated as “I”) is driven by the Protocol Layer. An output signal (abbreviated as “O”) is driven by the M-TX.
- 815 The “Detection Type” column indicates the relevant condition for a given signal. A Detection Type of “Level” means the relevant information is either a high or low level on the signal. A Detection Type of “Transition” means a change from high-to-low or low-to-high causes the described action. A Detection Type of “Clock” indicates the signal is used to synchronize other signals on the interface. A Detection Type of “Asynch” means the signal changes state asynchronously to the relevant clock signal.

Table 59 M-TX-CTRL Interface Signals

Signal Name	Direction	Detection Type	Width	Signal Description
TX_CfgClk	I	Clock	1	Identical behavior as RX_CfgClk
TX_Reset	I	Asynch	1	Identical behavior as RX_Reset
TX_AttrID	I	Level	8	Identical behavior as RX_AttrID
TX_AttrRdVal	O	Level	8	Identical behavior as RX_AttrRdVal
TX_AttrWrVal	I	Level	8	Identical behavior as RX_AttrWrVal
TX_AttrWRn	I	Level	1	Identical behavior as RX_AttrWRn

Table 59 M-TX-CTRL Interface Signals (continued)

Signal Name	Direction	Detection Type	Width	Signal Description
TX_CfgEnbl	I	Level	1	Identical behavior as RX_CfgEnbl
TX_InLnCfg	I	Level	1	Identical behavior as RX_InLnCfg
TX_CfgUpdt	I	Transition	1	Identical behavior as RX_CfgUpdt
TX_CfgRdyN	O	Level	1	Identical behavior as RX_CfgRdyN
TX_LineReset	I	Transition	1	TX_LineReset triggers the M-TX to issue a LINE-RESET sequence. The M-TX shall issue a LINE-RESET sequence when the Protocol Layer sets TX_LineReset to "1" for one TX_CfgClk cycle.

Table 60 M-TX-DATA Interface Signals

Signal Name	Direction	Detection Type	Width	Signal Description
TX_BitClk	I	Clock	1	Bit Clock TX_BitClk is used to transmit data bits over the LINES. TX_BitClk may not be accessible in the M-TX-DATA interface for M-PHY implementations that comprise an integrated clock multiplier. TX_BitClk shall have no specific phase relationship requirement to any signal in the M-TX-DATA interface.
TX_SymbolClk	I	Clock	1	Symbol Clock All M-TX-DATA interface signals are synchronous with this signal. The Protocol Layer may disable TX_SymbolClk generation when the M-TX is not in LINE-CFG, PWM-BURST, SYS-BURST, or HS-BURST states. For this purpose, the Protocol Layer shall read the M-TX FSM state attribute. TX_SymbolClk shall have a period of 10 UI for a 10-bit TX_Symbol bus, 20 UI for a 20-bit RX_Symbol bus, or 40 UI for a 40-bit RX_Symbol bus. The behavior of TX_SymbolClk must be glitch-free even when this signal is being enabled or disabled. The Protocol Layer shall not provide a TX_SymbolClk "1" or "0" pulse with a duration less than one-quarter of the nominal TX_SymbolClk period.

Table 60 M-TX-DATA Interface Signals (continued)

Signal Name	Direction	Detection Type	Width	Signal Description										
TX_PhyDIRDY	O	Level	1	PHY Data Input Ready TX_PhyDIRDY indicates the M-TX is ready to accept new data on the TX_Symbol bus. The M-TX shall set TX_PhyDIRDY to “1” when the M-TX is ready to consume data. The M-TX shall set TX_PhyDIRDY to “0” when the M-TX is busy. The Protocol Layer should not update TX_Symbol while TX_PhyDIRDY is “0”.										
TX_Symbol	I	Level	10, 20 or 40	TX_Symbol is used for BURST data transfer to the M-TX. The contents of this bus depend on the interface width (10, 20 or 40 bits, corresponding to 1, 2 and 4 parallel symbols, respectively), and also on whether the 8b10b encoding function in the M-TX is bypassed. When the M-TX 8b10b encoding function is bypassed, TX_Symbol carries the raw data to send on the LINES, parallelized according to the implemented width. The LSb of TX_Symbol shall correspond to the earliest transmitted bit. When the M-TX 8b10b encoding function is enabled, only the 8, 16, or 32 LSbs of TX_Symbol are used to carry the unencoded DATA or control symbol. The M-TX shall ignore the unused MSbs of TX_Symbol. The Protocol Layer should set the unused MSbs to “0”. Control symbols shall be encoded as listed in Table 55.										
TX_ProtDORDY	I	Level	1, 2 or 4	PHY Data Output Ready TX_ProtDORDY indicates data is available in the corresponding TX_Symbol bus range. The width of the TX_ProtDORDY is one, two or four bits depending on the TX_Symbol bus width of 10, 20, or 40 bits, respectively. Each bit in TX_ProtDORDY corresponds to the 8b10b symbol in TX_Symbol bus. <table><tr><td>TX_ProtDORDY bit</td><td>TX_Symbol bits (8b10b enabled)</td></tr><tr><td>0</td><td>bits[9:0] (bits[7:0])</td></tr><tr><td>1</td><td>bits[19:10] (bits[15:8])</td></tr><tr><td>2</td><td>bits[29:20] (bits[23:16])</td></tr><tr><td>3</td><td>bits[39:30] (bits[32:24])</td></tr></table> The Protocol Layer shall set each bit of TX_ProtDORDY to “1” for every TX_SymbolClk cycle when the corresponding TX_Symbol bus range contains new data. The Protocol Layer shall set each bit of TX_ProtDORDY bit to “0” for every TX_SymbolClk cycle when the corresponding TX_Symbol bus range does not contain new data.	TX_ProtDORDY bit	TX_Symbol bits (8b10b enabled)	0	bits[9:0] (bits[7:0])	1	bits[19:10] (bits[15:8])	2	bits[29:20] (bits[23:16])	3	bits[39:30] (bits[32:24])
TX_ProtDORDY bit	TX_Symbol bits (8b10b enabled)													
0	bits[9:0] (bits[7:0])													
1	bits[19:10] (bits[15:8])													
2	bits[29:20] (bits[23:16])													
3	bits[39:30] (bits[32:24])													

Table 60 M-TX-DATA Interface Signals (continued)

Signal Name	Direction	Detection Type	Width	Signal Description
TX_DataNCtrl	I	Level	1, 2 or 4	<p>TX_DataNCtrl indicates the type of symbol on the indicated range of TX_Symbol.</p> <p>The width of the TX_DataNCtrl is one, two or four bits depending on the TX_Symbol bus width of 10, 20, or 40 bits, respectively.</p> <p>The bits of TX_DataNCtrl are mapped the same as the bits of TX_ProtDORDY.</p> <p>The Protocol Layer shall set the corresponding bit of TX_DataNCtrl to “0” when the related TX_Symbol bus range carries a data symbol.</p> <p>The Protocol Layer shall set the corresponding bit of TX_DataNCtrl to “1” when the related TX_Symbol bus range carries a control symbol.</p> <p>The Protocol Layer should set all bits of TX_DataNCtrl to “0” when 8b10b encoding is bypassed.</p> <p>The M-TX shall ignore all bits of TX_DataNCtrl when 10b8b decoding is bypassed.</p>
TX_Burst	I	Transition	1	<p>TX_Burst initiates a BURST.</p> <p>The Protocol Layer shall set TX_Burst to “1” to initiate a BURST, and hold the value for the duration of the BURST.</p> <p>Once TX_Burst is set to “1”, the M-TX shall send the PREPARE sequence (and SYNC sequence in the case of a HS-BURST), followed by data or FILLER symbols.</p> <p>If any bit of TX_ProtDORDY is set to “1”, the M-TX shall send the data present on the corresponding TX_Symbol bus range.</p> <p>If any bit of TX_ProtDORDY is set to “0”, the M-TX shall send one FILLER for each TX_ProtDORDY bit set to 0.</p> <p>Once TX_Burst is set to “0”, the M-TX shall send the TAIL-OF-BURST sequence (see Section 4.7.2.3).</p>

Table 61 M-TX Test Extensions

Signal Name	Direction	Detection Type	Width	Signal Description
TST_RTObserve	O	Asynch	8	Identical behavior as in M-RX interface
TST_RTControl	I	Asynch	8	Identical behavior as in M-RX interface

A.4 Interface Usage Examples

816 To aid in the design of a conformant implementation, the following use-cases are provided depicting the required interface behavior.

A.4.1 Attribute Read from Shadow Memory and Effective Configuration

817 Figure 61 shows an example of an attribute read from the M-RX. The example shows the M-RX effective configuration bank being read regardless of RX_CfgRdyN value.




Figure 61 Interface Behavior for Attribute Read Operations

- 818 At T1, on the rising edge of RX_CfgClk, the Protocol Layer sets RX_CfgEnbl to “1”, sets RX_AttrWRn to 1, and sets the value of RX_AttrID to the attribute identifier.
- 819 At T2, on the rising edge of RX_CfgClk, the M-RX captures the command. In response, the M-RX updates RX_AttrRdVal with the effective configuration bank attribute value. Also at T2, the Protocol Layer sets RX_CfgEnbl and RX_InLnCfg to “0” on the rising edge of RX_CfgClk.
- 820 At T3, the Protocol Layer can capture RX_AttrRdVal. The M-RX holds the value on RX_AttrRdVal until a subsequent read operation, or Local Reset.
- 821 At T4, on the rising edge of RX_CfgClk, the Protocol Layer initiates a second read operation. In this instance, the M-RX has set RX_CfgRdyN set to “1” indicating it cannot process a write operation. Note that the read operation is unaffected by the RX_CfgRdyN signal.

A.4.2 Attribute Write to Shadow Memory and Effective Configuration

822 Figure 62 shows two attribute writes to the M-RX. In this use-case, an attribute in the shadow memory bank is updated independently of RX_CfgRdyN, then an effective configuration bank attribute is updated only when RX_CfgRdyN is “0”.




Figure 62 Interface Behavior for Attribute Write Operations

- 823 At T1, on the rising edge of RX_CfgClk, the Protocol Layer sets RX_CfgEnbl and RX_AttrWRn to “1”, and sets the value of RX_AttrID and RX_AttrWrVal. The Protocol Layer holds RX_InLnCfg at “0”.
- 824 At T2, the M-RX samples these signals on the rising edge of RX_CfgClk and performs the requested operation, in this case updating its shadow memory bank. Since the effective configuration bank is not changed, the M-RX performs the requested operation even though RX_CfgRdyN is “1” at this time. The Protocol Layer, on the rising edge of RX_CfgClk at T2, sets RX_CfgEnbl and RX_AttrWRn to “0”, and optionally sets to “0” RX_AttrID and RX_AttrWrVal.
- 825 At T3, another write operation is performed in the same manner as the first, but the Protocol Layer sets RX_InLnCfg to “1” to cause the M-RX to write to the effective configuration bank instead of writing to the shadow memory bank. Consequently, this operation is only performed by the M-RX if RX_CfgRdyN is “0” as illustrated in this use-case.
- 826 As a result of the operation, the M-RX optionally sets RX_CfgRdyN to “1” at T4, when the write operation is processed. The M-RX optionally holds RX_CfgRdyN at “1” until the change in the configuration is complete. The M-RX then sets RX_CfgRdyN to “0” synchronously with RX_CfgClk at T5. The M-RX is then ready to perform any subsequent write operation.

A.4.3 Effective Configuration Single-step Update and Local Reset

- 827 Figure 63 shows a single-step (atomic) update of the effective configuration bank followed by a Local Reset.




Figure 63 Interface Behavior for RX_CfgUpdt and RX_Reset

- 828 At T1, the Protocol Layer sets RX_CfgUpdt to “1” for one cycle of RX_CfgClk to upload the entire shadow memory bank into the effective configuration bank in one step. The Protocol Layer holds RX_InLnCfg and RX_CfgEnbl at “0” for this operation. RX_AttrID, RX_AttrWRn, and RX_AttrWrVal are ignored by the M-RX. The M-RX performs this operation only when RX_CfgRdyN is set to “0”.
- 829 The M-RX processes the command on the rising edge of RX_CfgClk at T2, when the entire shadow memory is uploaded into the effective configuration bank. The M-RX then sets RX_CfgRdyN to “1” and holds the value until the change in the M-RX configuration is complete and the M-RX is ready to perform subsequent write operations.
- 830 At T3, the M-RX sets RX_CfgRdyN to “0” on the rising edge of RX_CfgClk.
- 831 At T4, the Protocol Layer sets RX_Reset to “1”, asynchronous to RX_CfgClk, causing a Local Reset. The M-RX asynchronously sets RX_CfgRdyN to “1” in response, and holds the value until the Protocol Layer sets RX_Reset to “0”, which occurs at T5, and it finishes processing the Local Reset. Once the M-RX is ready to perform subsequent write operations, it sets RX_CfgRdyN to “0”, which occurs synchronously at T6.

A.4.4 Received LCC and LINE-RESET

- 832 Figure 64 shows a Type-I M-RX receiving an LCC after an HS-BURST or PWM-BURST followed by a LINE-RESET.




Figure 64 Interface Behavior for LCC Command and LINE-RESET

- 833 Following an HS-BURST or PWM-BURST, a Type 1 M-RX receives an LCC starting at T1. As shown in the figure, the LCC is asynchronous to RX_CfgClk. Since the LCC follows from HS-BURST or PWM-BURST without passing through STALL, SLEEP or HIBERN8 states, the M-RX holds RX_CfgRdyN at “1”.
- 834 At T2, the M-RX begins processing the LCC, where it sets RX_LCCRdDet to “1” for one cycle of RX_CfgClk to indicate that an LCC-READ command is being processed.
- 835 At T3, on the rising edge of RX_CfgClk, the M-RX sets RX_LCCRdDet to “1” for one cycle of RX_CfgClk to indicate that a second, cascaded LCC-READ command is being processed. The LINE has already moved to SLEEP state following the second LCC-READ. Therefore, the M-RX also sets RX_CfgRdyN to “0” at T3.
- 836 At T4, on the rising edge of RX_CfgClk, the M-RX sets RX_CfgRdyN to “1” indicating the LINE is no longer in SLEEP, STALL or HIBERN8 state.
- 837 At T5, on the rising edge of RX_CfgClk, the M-RX sets RX_LineReset to “1” indicating it has detected the LINE-RESET command. Both RX_CfgRdyN and RX_LineReset are held at “1” for the duration of the LINE-RESET process.
- 838 At T6, on the rising edge of RX_CfgClk, the M-RX sets RX_CfgRdyN and RX_LineReset to “0” indicating the LINE is in SLEEP state and the LINE-RESET process is complete.

839 Note:

840 *RX_CfgRdyN and RX_LineReset behaviors are independent. In the use-case shown in Figure 64, the M-RX may hold RX_CfgRdyN at “1” at T6 until it is ready to accept subsequent write commands.*

A.4.5 HS Data Reception with 20-bit RX_Symbol Bus

841 Figure 65 shows the interface behavior for an M-RX with a 20-bit interface during HS data reception. 10b8b decoding is enabled in this use-case.

842 In this use-case, the M-RX receives a data transmission from the attached M-TX. An RDS error occurs near the end of the transmission.




Figure 65 Example 20-bit Interface Behavior for HS Data Reception

843 At T1, the M-RX detects the PREPARE sequence and sets RX_Burst to “1” on the rising edge of RX_SymbolClk at T2.

844 At T3, the SYNC sequence ends. The M-RX receives the first two symbols, a MARKER0 (MK0) and A5 (data).

845 At T4, on the rising edge of RX_SymbolClk, the M-RX sets RX_Symbol[7:0] to “01” (MARKER0) and RX_Symbol[15:8] to “A5”. The M-RX also sets RX_DataNCtrl[0] to “0” indicating a control symbol is on RX_Symbol[7:0], and sets RX_DataNCtrl[1] to “1” indicating data is on RX_Symbol[15:8]. RX_SymbolErr[1:0] is held at “00” indicating no errors on RX_Symbol. Finally, the M-RX sets RX_PhyDORDY[1:] to “11” indicating data is available on RX_Symbol. On the next rising edge of RX_SymbolClk, the M-RX sets RX_Symbol[7:0] and RX_Symbol[15:8] to the next two symbols received, “B3” and “7F”, respectively. The M-RX sets RX_DataNCtrl[1:0] to “00” indicating both symbols are data. The M-RX sets the remaining signals the same as at T4.

846 At T5, the M-RX sets RX_DataNCtrl[1:0] to “10” indicating it received another control symbol. The M-RX also sets RX_Symbol[7:0] to “C4” (data) and RX_Symbol[15:8] to “80” (FILLER). The M-RX sets the remaining signals the same as at T4.

847 Note:

848 *By itself, the FILLER symbol does not cause the M-RX to set RX_PhyDORDY[1] to “0”. However, a mid-stream deassertion of RX_PhyDORDY is possible in plesiochronous Type-I systems due to, e.g. internal FIFO refills in a M-RX implementation.*

849 The M-RX receives the next two symbols, “A9” and “82”, in the same manner as the first six symbols. However, as shown in Figure 65, the “82” symbol has an RDS error.

850 At T6, on the rising edge of RX_SymbolClk, the M-RX sets RX_Symbol[7:0] to “A9”, RX_Symbol[15:8] to “82”, and RX_SymbolErr[1:0] to “10” indicating an error in the data on RX_Symbol[15:8]. The M-RX also sets RX_DataNCtrl[1:0] to “11” indicating both “A9” and “82” are control symbols. Finally, the M-RX sets RX_PhyDORDY[1:0] to “11” indicating data is available on RX_Symbol.

851 At T7, the M-RX detects the end of the BURST and determines it has received an odd number of symbols. It sets RX_Symbol[7:0] to “E4”, RX_Symbol[15:8] to “00”, and RX_PhyDORDY[1:0] to “01” indicating RX_Symbol[15:8] does not contain data. The M-RX also sets RX_DataNCtrl[1:0] to “00” indicating RX_Symbol does not contain any control symbols. Finally, the M-RX sets RX_SymbolErr[1:0] to “00” indicating there are no errors.

852 At T8, on the rising edge of RX_SymbolClk, the M-RX sets RX_Burst to “0” indicating the end of the Burst.

A.4.6 TX_LineReset Behavior

853 Figure 66 shows a LINE-RESET use-case. In this use-case, the Protocol Layer sends a LINE-RESET to initialize the M-TX and M-RX attached to the LINE.




Figure 66 Interface Behavior for a TX_LineReset Command

854 At T1, the Protocol Layer sets TX_LineReset to “1” on the rising edge of TX_CfgClk, and optionally sets it to “0” one TX_CfgClk cycle later at T2.

855 At T2, the M-TX sets TX_CfgRdyN to “1”, updates its internal configuration registers to their default values, and starts issuing the LINE-RESET sequence over the LINE.

856 The M-TX holds TX_CfgRdyN at “1” while it is processing the LINE-RESET.

857 At T4, on the rising edge of TX_CfgClk, the M-TX sets TX_CfgRdyN to “0” to signal its internal FSM exit to SLEEP state. At this time, the M-TX is ready for any subsequent write command or TX_LineReset pulse.

858 Note:

859 *The M-TX only monitors the 0-to-1 transition on TX_LineReset to interpret the command. Consequently, the M-TX does not detect whether the Protocol Layer leaves TX_LineReset at “1” or sets it to “0” at T2.*

A.4.7 HS Transmission on 20-bit TX_Symbol Bus with Data Throttled by Protocol Layer

860 Figure 67 shows an HS transmission with the Protocol Layer controlling the data throughput. 8b10b encoding is enabled in this use-case.

861 In this use-case, the Protocol Layer cannot supply transmission requests as fast as the M-TX transmissions on the LINE. The Protocol Layer throttles the data throughput by changing the value on TX_ProdDORDY. The M-TX continues to transmit, but inserts FILLER symbols whenever the Protocol Layer does not have new data to send.




Figure 67 Interface Behavior for HS Transmission with Protocol Layer Throttling Data

862 At T1, on the rising edge of TX_SymbolClk, the Protocol Layer sets TX_ProdDORDY[1:0] to “11”, indicating both TX_Symbol[7:0] and TX_Symbol[15:8] contain data; TX_DataNCtrl[1:0] to “01”, indicating the value on TX_Symbol[7:0] (01) is a control symbol (MARKER0), and the value on TX_Symbol[15:8] (A5) is a data symbol. Finally, the Protocol Layer initiates the HS transmission by setting TX_Burst to “1”.

863 At T2, on the rising edge of TX_SymbolClk, the M-TX reads the Protocol Layer request and issues PREPARE and SYNC sequences.

- 864 At T3, on the rising edge of TX_SymbolClk, the M-TX sets TX_PhyDIRDY to “1”, far enough in advance of the start of data transmission for the Protocol Layer to read TX_PhyDIRDY at T4.
- 865 At T4, on the rising edge of TX_SymbolClk, the Protocol Layer holds TX_ProtDORDY[1:0] at “11”, indicating new data is available, and sets TX_DataNCtrl[1:0] to “00”, indicating the values on TX_Symbol[7:0] (B3) and TX_Symbol[15:8] (7F) are data symbols.
- 866 At T5, on the rising edge of TX_SymbolClk, the Protocol Layer sets TX_ProtDORDY to “00” indicating it does not have new data to send. The M-TX ignores the values on TX_DataNCtrl[1:0] and TX_Symbol[15:0], and inserts two FILLER symbols on the LINE.
- 867 At T6, on the rising edge of TX_SymbolClk, the Protocol Layer sets TX_ProtDORDY[1:0] to “01”, indicating only TX_Symbol[7:0] has available data, and sets TX_DataNCtrl[1:0] to “01”, indicating the value on TX_Symbol[7:0] (04) is a control symbol (MARKER2).
- 868 At T7, on the rising edge of TX_SymbolClk, the Protocol Layer sets TX_Burst to “0” indicating the end of the HS-BURST. Meanwhile, the M-TX inserts a FILLER symbol after the MARKER2 symbol since the Protocol Layer submitted an odd number of symbols to transmit.
- 869 At T8, on the rising edge of TX_SymbolClk, the M-TX reads the TX_Burst signal as “0” and begins transmitting the End-of-Burst sequence on the LINE. The M-TX sets TX_PhyDIRDY to “0”, indicating it is no longer prepared to accept new data to transmit.

A.4.8 HS Transmission on 20-bit TX_Symbol Bus with Data Throttled by M-TX

- 870 Figure 68 shows an HS transmission with the M-TX controlling the data throughput. 8b10b encoding is enabled in this use-case.
- 871 In this use-case, the M-TX transmissions on the LINE lag the Protocol Layer requests so the M-TX needs to slow down the transfer from the Protocol Layer. The M-TX throttles the data throughput by changing the value on TX_PhyDIRDY.




Figure 68 Interface Behavior for HS Transmission with M-TX Throttling Data

- 872 At T1, on the rising edge of TX_SymbolClk, the Protocol Layer sets TX_ProtDORDY[1:0] to “11”, indicating both TX_Symbol[7:0] and TX_Symbol[15:8] contain data; TX_DataNCtrl[1:0] to “01”,

indicating the value on TX_Symbol[7:0] (01) is a control symbol (MARKER0), and the value on TX_Symbol[15:8] (A5) is a data symbol. Finally, the Protocol Layer initiates the HS transmission by setting TX_Burst to “1”.

- 873 At T2, on the rising edge of TX_SymbolClk, the M-TX reads the Protocol Layer request and issues PREPARE and SYNC sequences.
- 874 At T3, on the rising edge of TX_SymbolClk, the M-TX sets TX_PhyDIRDY to “1”, far enough in advance of the start of data transmission for the Protocol Layer to read TX_PhyDIRDY.
- 875 At T4, on the rising edge of TX_SymbolClk, the Protocol Layer sets TX_ProtDORDY[1:0] to “11”, indicating new data is available, and sets TX_DataNCtrl[1:0] to “00”, indicating the values on TX_Symbol[7:0] (B3) and TX_Symbol[15:8] (7F) are data symbols.
- 876 At T5, on the rising edge of TX_SymbolClk, the M-TX sets TX_PhyDIRDY to “0”, indicating the M-TX is busy. The Protocol Layer holds TX_ProtDORDY at “11” indicating it has new data to send.
- 877 At T6, on the rising edge of TX_SymbolClk, the M-TX sets TX_PhyDIRDY to “1” indicating it is again available to accept new data. However, the Protocol Layer reads TX_PhyDIRDY as “0”, and consequently holds the values on TX_ProtDORDY[1:0], TX_DataNCtrl[1:0], and TX_Symbol[15:0].
- 878 On the next rising edge of TX_SymbolClk the Protocol Layer sets TX_ProtDORDY[1:0] to “11”, and sets TX_DataNCtrl[1:0] to “10”, indicating the value on TX_Symbol[7:0] (E4) is a data symbol and the value on TX_Symbol[15:8] (04) is a control symbol (MARKER2).
- 879 At T7, on the rising edge of TX_SymbolClk, the Protocol Layer sets TX_Burst to “0” indicating the end of the HS-BURST.
- 880 At T8, the M-TX reads the TX_Burst signal as “0” on the rising edge of TX_SymbolClk, and begins transmitting the End-of-Burst sequence on the LINE. The M-TX sets TX_PhyDIRDY to “0”, indicating it is no longer prepared to accept new data to transmit.

Annex B Recommended Test Functionality (informative)

- 881 The purpose of this annex is to provide guidelines for testability features for M-PHY applications. Because explicit test modes are not defined within the Physical Layer, most test functionality is left to higher layers to implement. However, this must be done in a manner that produces the necessary behavior at the Physical Layer interface that is needed for performing physical layer measurements with standard laboratory equipment.
- 882 This annex describes the functional behavior that should be provided at the Physical Layer interface in order for various classes of measurements to be performed. The behavior is described in an abstract manner, without reference to specific protocols or applications. Because multiple applications of M-PHY technology exist, options for different architectures are discussed. Applications that use M-PHY technology should ensure that sufficient functionality is designed into the higher layer specifications to allow the necessary test functionality to be supported at the Physical Layer interface. Note that this functionality may be supported within the normal operating capabilities of the protocol, or may be implemented via specialized test modes if necessary.
- 883 This annex is divided into two main sections, test pattern generation and test pattern verification. Test pattern generation is primarily applicable to transmitter measurements, and test pattern verification is applicable to receiver tolerance measurements. A brief section on interoperability testing is also discussed.

B.1 Test Pattern Generation

B.1.1 General Transmitter Test Approach

- 884 In order to perform transmitter signaling measurements such as amplitude (swing), rise/fall times, skew, jitter, etc, it is necessary for the M-PHY Device Under Test (DUT) to transmit known test patterns into a reference termination load. The signals observed at this reference load are captured using an oscilloscope, and measured for conformance.
- 885 The reference termination may consist of an external fixture that contains a precision reference termination structure, which is then probed using high-bandwidth active probes. Or in some cases the oscilloscope itself may be used as the reference termination (in cases where a 100 Ω differential termination is required), in which case the signal is sent directly into the instrument, using coaxial cables.
- 886 In the case of M-PHY technology, where signals must also be measured into an open (unterminated) termination, active probing must be used, as it is the only way to observe signals under these conditions. Active probing is also preferable for terminated measurements, as it allows the signal to be observed as close to the TX PINs as possible, and with minimal capacitive loading.
- 887 An example transmitter test setup is shown in the figure below, where the DUT is mounted on an SMA-based Test Vehicle Board (TVB), and is connected to a Reference Termination Board (RTB). Each signaling Lane is probed using two active differential probes.




Figure 69 Transmitter Test Setup

B.1.2 Test Patterns

- 888 Some transmitter measurements, e.g., rise/fall time are typically performed on short repeating patterns consisting of a single repeated 10-bit code word, e.g., D30.7, D10.2, etc. Other measurement such as transmitter jitter are required to be performed on longer repeating patterns such as CJTPAT and CRPAT. (For formal definitions of these patterns, see MJSQ.)
- 889 As a result, it is desirable for M-PHY devices to support a mode that allows a user-specified test pattern to be defined (which can be up to 2320 bits in length for CJTPAT, and 1960 bits for CRPAT.) For maximum flexibility, this mode should allow arbitrary sequences of validly encoded 8b10b 10-bit codewords to be defined, up to several thousand bits in length.

B.1.3 Signaling Type and Speed

- 890 Two types of signaling are used for an M-PHY implementation. NRZ signaling is used for HS transmission, and PWM is used for LS transmission. Also, different speed ranges (GEARs) are defined for both HS and LS operation.
- 891 DUTs should provide a mechanism that allows both the signaling type and GEAR to be controlled for test purposes.

B.1.4 Continuous vs. Burst Modes

- 892 Under normal operation, data transmission occurs in bursts, with power-saving states occurring between bursts.
- 893 Most transmitter measurements can be performed on burst-mode signaling using a real-time Digital Storage Oscilloscope (DSO). These instruments can capture individual burst waveforms, which can then be post-processed to extract the required measurements.
- 894 Note that a second class of oscilloscope exists, known as a Sampling Oscilloscope, which requires a continuous, repeating pattern in order to observe and measure a signal. These instruments sample multiple

instances of the same repeating waveform at different time offsets in order to build a picture of the transmitted signal. These types of instruments are typically capable of higher bandwidths and greater vertical precision than real-time DSO's, however they require a continuous, repeating pattern, and cannot measure burst-mode signaling.

- 895 In order to support the widest range of test instruments and greatest measurement flexibility, M-PHY devices should support both burst-based and continuous transmission modes for test pattern generation.

B.1.5 Disconnect

- 896 Mechanisms may exist within the protocol to allow configuration of desired test modes and capabilities through the Physical Layer interface. However in these instances, capability must be provided that allows the DUT to remain in the configured test mode once the test mode has been entered, such that it may be disconnected from a protocol-aware LINK partner (which may have been used to perform all or part of the configuration), and reconnected to the test setup. For DUTs that contain both a TX and RX, this typically implies that the DUT maintains the configured transmitter test mode even when no signaling is present at the DUT's receiver. This functionality is often informally referred to as 'disconnect' in the test community, in that if a DUT supports "disconnect", it will maintain its test modes after being disconnected from a LINK partner.
- 897 M-PHY devices should support disconnect for all test modes.

B.1.6 Configuration

- 898 One method for implementing such a feature would be to define a special protocol mechanism, which would allow a special frame/command containing the desired pattern to be sent to the DUT via the Physical Layer interface. Upon reception of this packet, the DUT would transmit the provided pattern continuously, using the desired signaling type, gear, and any other desired settings (which could also be specified along with the pattern.) The test pattern could be transmitted continuously until a separate reset packet is received, or the DUT is power cycled.

B.2 Test Pattern Verification

B.2.1 General Receiver Test Approach

- 899 The general approach used for verifying receiver conformance involves using a laboratory-grade signal generator to generate signaling that contains controlled amounts of degradation, of various types, per the specification requirements. The signal generator is calibrated by measuring the specified characteristics into a reference termination (which is the same reference termination used for the transmitter conformance measurements). Once the required amount of degradation is calibrated, the signal is removed from the reference termination and applied to the DUT's receiver.
- 900 At this point, some observable mechanism must be used to determine whether or not the DUT can successfully decode the received signaling without error. There are several ways that this can be achieved.

B.2.2 Loopback Mode

- 901 Loopback mode is one of the most common mechanisms used for receiver testing. In this mode, data that is received at the RX is retransmitted out the TX. The TX signal can then be observed to verify whether or not any bits were received in error (as the error would be propagated to the TX). Note however that different types of loopback modes exist, and the subtleties of these differences can impact their ability to be used with different types of test instruments. The important differences are discussed below:

902 **Synchronous vs. Plesiochronous**

- 903 One of the most important characteristics of a loopback mode pertains to how the clocking architecture is defined with respect to the receiver and transmitter. For a synchronous loopback, the recovered clock from the RX is used to retransmit the signal on the TX. This means there is a bit-for-bit relationship between receiver and transmitter, and the exact bit sequence that was sent into the receiver will appear at the transmitter.
- 904 Typically, this type of loopback mode is implemented outside the scope of normal operation, where the standard protocol operation is no longer applicable, and the DUT will simply forward any data received to the transmitter. The received data is typically not 8b10b decoded and re-encoded in the loopback path, which ensures that a single error at the receiver translates to a single error at the transmitter. This behavior allows traditional Bit Error Rate Tester (BERT) instruments to be used to test the receiver (as these instruments typically require a bit-for-bit correlation between the transmitted and received data patterns.)
- 905 This document actually specifies this exact type of loopback. The LOOPBACK feature defined in Section 4.10.1 is intended for symmetric architectures that support the same MODE and GEAR settings for the M-RX and M-TX. If this feature is supported, it can actually be used for both receiver and transmitter verification, as most transmitter measurements can be performed on the TX output while the desired test pattern is transmitted into the RX. Note however that this case is not ideal for all transmitter tests, particularly jitter, as measured jitter and frequency while in LOOPBACK are not necessarily the same as during normal operation, as the clock reference is not the same.
- 906 Other types of loopback include a plesiochronous loopback (sometimes referred to as a “far-end retimed loopback”), which is similar to the synchronous loopback, except the transmitter and receiver run on separate clock domains, i.e., have separate clock references. This means that the RX and TX are operating at almost the same rate, but are not exactly matched. This is still considered a test mode that operates outside the scope of normal protocol operation, where data must be inserted or deleted from the data being looped back in order to account for the rate difference between RX and TX. This is typically accomplished by inserting or deleting specifically defined control codewords that are not considered part of the CRC-checked frame data stream.
- 907 In this scenario, a BERT or other signal source may be used to generate the test signal that is sent into the receiver, however the signal that is retransmitted by the DUT must be checked using a Frame Error Counter, which is a device that can receive the framed data patterns, and compute/check the CRC (which is included as part of the defined pattern.)

B.2.3 Receiver Pattern Checking

- 908 Note that the loopback described above can only be used for symmetric architectures, and requires the same MODEs and GEARs to be supported by both the M-RX and M-TX. For M-PHY applications and architectures that are not bidirectional and symmetric, a different approach must be used to verify received data for the purposes of conformance testing.
- 909 One option consists of a dedicated RX test mode, whereby a predefined test pattern can be transmitted into the M-RX, and the checking operation is actually performed by the receiver itself. This can be done on a bit-for-bit level (if the expected pattern is known by the receiver). However, an easier approach is to use the CRC functionality that already exists in most devices.
- 910 Such a dedicated RX test mode must be simple enough that a majority of the protocol is bypassed. The DUT must be placed into a mode where simple, framed patterns containing valid CRC's can be sent into the receiver, using a non-protocol-aware signal generator. Note that most current lab signal sources contain some degree of sequencing capability that can be used to send startup/configuration information prior to a repeating test sequence. The only limitation to these instruments however is that they cannot be “interactive” in that they cannot detect and react to transmissions coming from the DUT, if timing-sensitive handshaking is required as part of the protocol. In some cases where the timings are known and repeatable, it may be possible

to create sequences that can mimic an interactive protocol exchange, however these typically must be created on a per-DUT basis, and require knowledge of the exact timings required.

- 911 If a mode exists where a receiver is able to verify CRC-checked frame data, a mechanism must be provided that allows for observation of the results of the checking operation. While this may be achieved through internal vendor-specific registers and counters, it is also possible (and preferable) to allow this to be performed through the Physical Layer interface.
- 912 Several options exist to enable this, which are all based on acknowledgement mechanisms, provided the DUT contains a low-speed TX, which may be used to communicate information about the received data.
- 913 If sufficient bandwidth exists, the DUT could transmit some form of defined positive acknowledgement for each successfully received frame, and a negative acknowledgement for each frame received in error. If sufficient bandwidth does not exist, the positive acknowledgements can be omitted, and only the negative acknowledgements sent in the error cases (which are assumed to be few). The acknowledgements may be as simple as a single codeword or short pattern, or any other sequence that can be detected and counted using non-protocol-specific laboratory instruments (or possibly a simple FPGA).
- 914 In the extreme case, the DUT technically only needs to indicate if any errors were observed over a given period in order for a test to be designed that can verify conformance. If a known amount of data is transmitted to the DUT over a given interval, and the DUT indicates provides a single acknowledgement that no errors were observed, this is a sufficient observable to determine conformance. While knowing an exact error count may certainly be useful for debugging and troubleshooting purposes, such level of detail is not necessary for determining conformance.
- 915 Applications that do not or cannot implement LOOPBACK should implement some form of dedicated pattern-checking mode, which is capable of verifying a CRC-checked, framed pattern, and which can provide some form of acknowledgement-based observation mechanism.

B.2.4 Receiver Configuration – Termination

- 916 Note that for the dedicated RX pattern checking test mode (and also potentially loopback modes as well), some level of configuration of the receiver must occur. This includes the MODE and GEAR operation of the receiver, as well as the termination mode (terminated or unterminated).
- 917 Configuration of the termination mode is another important mechanism. The receiver HS termination is either disabled during normal operation, or enabled such that it is only active during the reception of an HS burst. However, another mode is needed for test purposes, in which the termination can be manually forced into an enabled state.
- 918 This mode is necessary in order to perform S-parameter measurements of the receiver termination. Because the measurement cannot be made during reception of an HS burst, the receiver must be placed into a mode where the termination is permanently enabled for the duration of the measurement.
- 919 Applications should provide a mechanism that allows manual enabling and disabling of the receiver HS termination.

B.3 Interoperability Testing

- 920 Note that the mentioned transmitter and receiver test mechanisms all have been discussed in the context of conformance testing. However, it is important to note that the same mechanisms, e.g., dedicated pattern generation and checking modes, loopback, etc., can also be used to perform physical layer interoperability verification as well.
- 921 This is performed in the same manner as conformance testing, however instead of using a lab signal generator to generate the test signals, another M-PHY device is used, which is placed into pattern generation mode.

This allows vendor-to-vendor physical layer interoperability testing to be performed using the same methodologies that are used for conformance testing. (Note that this only verifies interoperability of the physical layer, however isolation and verification of just the physical layer functionality is an important component of any interoperability test strategy.)

Annex C SI Dithering (informative)

- 922 When constructing systems using the high speed interface to connect a baseband IC (BBIC) with a radio frequency IC (RFIC) noise coupling between the high speed interface and sensitive LNA inputs of the RFIC is a concern. Interface bit rates are at frequencies that may cause EMI near some of the air interface frequencies. The least destructive EMI would occur if the interface data appeared as a random UI rate bit stream with no repeating sub-UI rate patterns. However, the encoding of the interface data into 8b10b symbols causes repetitive 10 UI patterns in an HS-BURST. Analysis has shown that these repeating SI rate patterns can cause spectral peaking in the EMI that exacerbates the noise coupling problem.
- 923 SI rate symbol timing can not be changed during a BURST. Symbol boundaries are established at the start of each BURST and must remain on the same 10 UI boundary for the remainder of the BURST. However, 10 UI symbol boundaries may be changed from HS-BURST to HS-BURST. Analysis shows that dithering of the SI starting locations, BURST to BURST, by some fraction of an SI, spreads SI rate EMI enough to offer some EMI benefit.

C.1 Dither Method

- 924 Delaying the start of each HS-BURST with reference to the last BURST, some random number of UI, accomplishes the desired dithering. This happens naturally in many implementations, but forced dithering ensures a good distribution of starting locations in any system.
- 925 Within the physical interface there is a UI rate divide by ten counter to produce the SI rate symbol boundaries. If this counter is left running during STALL states, then all HS-BURSTs have the same SI boundaries. That is, the SI clock will be coherent from BURST to BURST, producing maximum EMI. In order to accomplish dithering, this counter shall be stopped and re-started from BURST to BURST. Stopping the counter during STALL may be a good practice for power efficiency as well. However, even when the counter is re-started for each HS-BURST, it is possible that the “frames to send”, or “start” signal to the physical interface is generated in a way that produces a poor distribution of symbol boundaries from BURST to BURST, the worst case being the same symbol boundary every BURST. To guarantee a good distribution of BURST to BURST SI starting locations, the “start” signal shall be delayed a random number of UI intervals before starting the divide by ten counter to establish the new symbol boundary.
- 926 In order to adequately randomize the dither delay value, some type of pseudo-random value is needed from BURST to BURST. The same 8-bit PRBS used to produce randomized Idle data symbols should be used to provide the random dither locations. This can be done by ensuring that the Idle PRBS is clocked at least once per HS-BURST. The recommended method is to clock it once at the EOT symbol of each BURST, in addition to any required clocks for Idle symbols during a BURST.
- 927 Figure 70 is an example of a circuit that accomplishes this BURST to BURST starting location dither.




Figure 70 Dithering Circuit Example

C.1.1 Dither Magnitude

928 Since the SI rate patterns repeat every 10 UI, the maximum useful dithering spreads starting locations over a 10 UI range. The minimum dither possible is two locations. Spreading the starting locations over just two locations showed significant benefit in simulations. Table 62 shows all of the possible useful dithering ranges. Because of the reduced complexity required to produce a flat dithering distribution when using a power-of-2 number (2^x) of starting locations, dithering control is limited to four settings; one location (no dithering), two, four and eight locations. In this case, one, two or three bits of the eight bit Idle PRBS generator may be used directly, with no division of the random number by the dither amount necessary.

Table 62 Dithering Ranges

Number of Random Start Positions	Starting UI Delay Range	Range from Default Delay	Divide Required?
1 (no dither)	4 (default)	[0]	No
2	4-5	[0] [+1]	No
3	3-4-5	[-1] [0] [+1]	Yes
4	3-4-5-6	[-1] [0] [+1] [+2]	No
5	2-3-4-5-6	[-2] [-1] [0] [+1] [+2]	Yes
6	2-3-4-5-6-7	[-2] [-1] [0] [+1] [+2] [+3]	Yes
7	1-2-3-4-5-6-7	[-3] [-2] [-1] [0] [+1] [+2] [+3]	Yes
8	1-2-3-4-5-6-7-8	[-3] [-2] [-1] [0] [+1] [+2] [+3] [+4]	No
9	0-1-2-3-4-5-6-7-8	[-4] [-3] [-2] [-1] [0] [+1] [+2] [+3] [+4]	Yes
10	0-1-2-3-4-5-6-7-8-9	[-4] [-3] [-2] [-1] [0] [+1] [+2] [+3] [+4] [+5]	Yes

929 In case a HS-BURST is started is to issue a real time critical message over the interface, then the random delay inserted between the “start” signal to the physical interface and the actual start of the BURST adds uncertainty to the delivery time of the message. In order to produce the least uncertainty for this message, a default start delay of half of the maximum dither range should be used when dither is disabled. The range of dither delays is then spread equally around this default delay to produce an uncertainty of approximately plus or minus one half of the maximum dither range.