



Chapter 13 Floor Planning of Mixed-Signal IC

- Mixed-Signal IC Floor Plan
- Examples of ADC Floor Plan
- Examples of DAC Floor Plan


Mixed-Signal IC Floor Planning




Chip Floor Plan Example




Initial Floorplan




Power Distribution



Clock Distribution




Standard-Cell-Based ASIC




- ◆ Logic cells caned standard cell library (AN , OR, multiplier, DFF ...)
- ◆ Pre-designed mega-cells (fully-custom functions, system-level macros, fixed blocks, cores, functional standard blocks)
- ◆ All mask layers are customized transistor and interconnect
- ◆ Custom blocks can be embedded

Routing Cell-Based IC




- ◆ Cell height
- ◆ Feed though
- ◆ Channel routing
- ◆ Power lines


Leaf Cell




Analog Floorplan & Power Routeplan




Power Routeplan in Sensitive Channel



Floorplan of Chip




Programmable Logic Devices




- ◆ No customized mask layers or logic cells
- ◆ Fast design turnaround
- ◆ A single large block of programmable interconnect
- ◆ A matrix of logic macro cells that usually consist of programmable array logic follow by a flip-flop or latch
 - Read Only Memory (ROM) , mask ROM
 - Programmable ROM (PROM)
 - Electrical Programmable ROM (EPROM)
 - Electrical Erasable PROM (EEPROM)

Field Programmable Gate Arrays (FPGA)




- ◆ None of the mask layers are customized
- ◆ A method for programming the basic logic cells and the interconnect
- ◆ The core is a regular array of programmable basic logic cells that can implement combinational as well as sequential logic
- ◆ A matrix of programmable interconnect surrounds the basic logic cells
- ◆ Programmable I/O cells surrounds the core
- ◆ Very short design turnaround

Structured Gate Array




- ◆ Only interconnection is customized
- ◆ Custom blocks embedded (e.g. memory)


PAD Placement




Floorplan of the Eight-Order Modulator




Program Counter with Stack Pointer-Chip Floorplan




RAM Architecture




Block Diagram of the ADC




8-Bits 250MHz Per Second ADC Operation Without a Sample & Hold






(a) with separated unit resistor (b) without separated unit resistor


Input Distribution




Intermeshed Resistor Reference Ladder




Ladder Loading Correction Circuit




Reference Ladder Configuration in the Second Stage




Resistor Network For the Video DAC






(a) pattern folding of comparator (b) continuous service layout of analog ground&supply voltage line


First-Stage Comparator




Basic Current in a DRL Comprising Comparators with Differential Ential-Pair Stages




First-Stage Layout




ADC Floorplan




Analog Preprocessing




Floorplan of Folding and Interpolating Converter Versus Full-parallel Converter




Full-Parallel Flash ADC signals




DAC




12bit Segmented Current-Steering DAC




Basic Architecture of DAC




Current Distribution of Current Source




Two-Step Decoding




High-Speed Decoding Circuit




DAC Architecture



Floorplan of the Proposed Segmented DAC Architecture





Circuit Diagram of LSB Cascode Current Source



From
Deglitch
circuit



3.3v-110Mhz 10-bit CMOS Current-Mode DAC






**(a) unary current source implemented as one unit (b)
as four units in parallel c-as 16 units in parallel**

Different Layout Arrangement For the Device M2 and Mc in Each Current Source (4 unit cell & 5 unit cell)




The Proposed Segmented 6+2+4 Current Steering Architecture




Double Centroid Switching Scheme

| | | | | | | | | | | |
|--|----|----|----|---|----|----|----|----|----|----|
| | M0 | B0 | | | B0 | B1 | | | B0 | M0 |
| | | 16 | 14 | | | | | | | |
| | 8 | 4 | 2 | 6 | | | 6 | 2 | 4 | 8 |
| | 5 | 1 | 3 | 7 | | | 7 | 3 | 1 | 5 |
| | | 13 | 15 | | | | 15 | 13 | | |
| | B2 | | | | B1 | B1 | | | | B4 |
| | B2 | | | | B1 | B1 | | | | B4 |
| | | 13 | 15 | | | | 15 | 13 | | |
| | 5 | 1 | 3 | 8 | | | 7 | 3 | 1 | 5 |
| | 7 | 4 | 2 | 6 | | | 6 | 2 | 4 | 8 |
| | | 16 | 14 | | | | 14 | 16 | | |
| | M0 | B0 | | | B0 | B1 | | | B0 | M0 |


Switching Sequence of Matrix



Symmetrical Switching



Poly-Diffusion Capacitor with Top-Plate Shield



Unit Capacitor For C-2C Ladder Implementation

