

A Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimization

Kyoohyun Lim, *Student Member, IEEE*, Chan-Hong Park, *Student Member, IEEE*, Dal-Soo Kim, and Beomsup Kim, *Senior Member, IEEE*

Abstract—This paper describes a low-noise phase-locked loop (PLL) design method to achieve minimum jitter from a given PLL circuit topology. An optimal loop-bandwidth design method, derived from a discrete-time PLL model, further improves the jitter characteristics of a PLL already somewhat enhanced by optimizing individual circuit components. The described method not only estimates the timing jitter of a PLL, but also finds the optimal bandwidth minimizing the overall PLL jitter. A prototype PLL fabricated in a 0.6- μm CMOS technology is tested. The measurement shows significant performance improvement by using the proposed method. The measured rms and peak-to-peak jitter of the PLL at the optimal loop-bandwidth are 3.1 and 22 ps, respectively.

Index Terms—Clock generator, clock synthesis, discrete-time domain analysis, low-noise phase-locked loop, optimal loop bandwidth, timing jitter.

I. INTRODUCTION

CLOCK synthesizers have been widely used in high-speed data processing devices such as microprocessors, DSP's, and wireless transceivers. A clock synthesizer generates several sets of clock signals with different frequencies derived from a reference clock signal with a fixed frequency. Clock synthesizers are usually implemented by phase-locked loops (PLL's) because of low implementation cost and excellent noise performance [1], [2].

As clock speed increases, more stringent phase noise (jitter) requirements are imposed on the PLL's because the shorter clock period cannot tolerate the same amount of absolute jitter. Previously, the design of low-jitter PLL's has focused on reducing jitter caused by the individual PLL component. As a result, building blocks such as low-noise voltage-controlled oscillators (VCO's) [3]–[7], deadzone-free phase frequency detectors (PFD's) [4], [8], zero-offset charge pump circuits [9], and low-noise frequency dividers have been widely studied. However, it is not well emphasized that the overall noise performance of the PLL not only depends on the design of the individual components, but also heavily depends on the choice of the loop bandwidth. Therefore, a more thorough analysis of the output jitter, taking into account loop bandwidth selection, as well as individual noise source contribution, is desirable.

Manuscript received August 17, 1999; revised January 12, 2000.

K. Lim, C.-H. Park, and B. Kim are with the Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Taejon 305-701, Korea (e-mail: bkim@ee.kaist.ac.kr).

D.-S. Kim is with Technology Leaders & Innovators, Kyunggi-Do 463-020, Korea.

Publisher Item Identifier S 0018-9200(00)04452-8.




Fig. 1. Typical charge-pump PLL.

Theoretical loop analyses for a PLL in a steady state have been made for jitter minimization. The analyses are performed either in continuous-time or discrete-time domain depending on the type of phase detectors used in the PLL [10], [11], and are mostly interested in the model itself. A more practical and systematic loop analysis for low-noise PLL design was proposed recently [12]. In the paper, a method to find the optimum loop bandwidth of a PLL that minimizes the output jitter from the given individual noise sources is suggested. In addition, a way to construct a low-noise PLL from the given PLL components is shown here.

Frequency-domain analysis has been investigated with its advantage of fast simulation and good accuracy. Although time-domain analysis requires a longer simulation time, the analysis model provides more natural way of understanding the PLL dynamics and permits direct estimation of timing jitter without any conversion. Moreover, it makes it easier to include the nonlinear effect of individual components of the PLL. Therefore, time-domain analysis is adopted in this paper.

In this paper, detailed theoretical background of the loop bandwidth analysis is given and a low-noise PLL design example obtained from the proposed optimization method is shown. A prototype charge-pump-based PLL is described which minimizes the output jitter from the given individual noise sources. The measurement result shows that significant performance improvement is obtained by the proposed method. Section II briefly reviews the jitter sources of a PLL and presents the bandwidth optimization method based on jitter analysis in the case of a charge-pump-based PLL. Section III describes the implementation of the PLL and jitter measurement. Experimental results and computer simulation are compared in Section IV. Finally, conclusions are drawn in Section V.

II. PLL JITTER ANALYSIS

Fig. 1 shows a typical charge-pump PLL. It is well known that the overall noise performance of a PLL depends not only on the

choice of the loop bandwidth, but also on the performance of the individual components in a PLL. Therefore, the first step of reducing the overall noise of the PLL should be to identify the components generating noise in the PLL. This section begins with a brief discussion on the PLL noise sources and their characteristics.

The major noise sources of the charge-pump PLL include an external reference input noise, VCO internal noise, phase detection noise, and VCO control voltage noise. These four noise sources will be fully considered in analyzing the PLL jitter as independent noise sources (Θ_{n1} , Θ_{n2} , ΔI_{n3} , ΔV_{n4}) in the later part of this section.

The external reference signal always contains noise generated from a number of sources such as thermal noise, crosstalk, shot noise, and so forth. When noise is present in the signal waveform, the timing information is severely obscured. There is a limit for the external reference input noise that a clock generator PLL can tolerate [15].

Noise generated from a ring oscillator VCO includes $1/f$ noise, thermal noise, and power supply noise. The first two of them are device-inherent noise, whereas the other is not. The $1/f$ noise usually modulated by the oscillator's free-running frequency creates sidebands roll-off from the center frequency and contributes low-frequency jitter. The jitter induced by the $1/f$ noise is somewhat suppressed by the PLL because the PLL behaves as a high-pass filter to the VCO noise. On the other hand, the thermal noise and the power supply noise have wide noise bandwidths and contribute high-frequency jitter. Especially, the power supply noise usually shows nonwhite spectral density and often demonstrates strong peak at various frequencies. In addition, the phase noise at different nodes in a ring oscillator shows strong correlation [14].

Since a small fluctuation of the VCO control signal directly induces tones in the oscillator sidebands, the control signal of the loop filter should be as clean as possible. However, several noise sources can contaminate the control signal and therefore generate VCO jitter. For example, the power supply noise and thermal noise generated from passive devices modulate the control voltage.

The sequential PFD and charge-pump circuits have several well-known nonideal characteristics, such as deadzone, current mismatch effects, and charge injection, etc., resulting in a significant amount of jitter in the PLL output signal [4]. Also, an unbalanced charge pump circuit causes charge injection to the loop filter and creates the frequency-modulated sidebands at the output, resulting in timing jitter [9].

There is a well-known trade-off in the design of a PLL [13] between the loop bandwidth, jitter performance and the locking speed. If the loop bandwidth is large, the PLL takes little time for locking and has large jitter reduction of the internal VCO noise, but cannot have a good suppression of the external input noise. If, on the other hand, the loop bandwidth is small, the PLL can have large input jitter reduction, but takes longer time for locking and leaves much of the internal VCO noise unreduced. Therefore, it is desirable to optimize the loop bandwidth such that the PLL has sufficient noise reduction of both the external input and the VCO.




Fig. 2. Simplified PLL model with noise sources.




Fig. 3. Representation of the discrete-time system with an ideal sampler and zeroth-order-hold [17].

Several assumptions, which are valid in most real design situations, are made in the analysis. First, the phase noise is relatively small compared to the period of the oscillation [10]. With this assumption, we can consider the loop to be linear and represent the noise contributions by the transfer function. Second, the loop filter (see Fig. 1) is approximated to the first order under the condition that the shunt capacitor C_2 is much smaller than the series capacitor C_1 for stable operation. Finally, the rate of the reference signal ($1/T$) is much higher than the zero of the loop filter and the loop bandwidth of the PLL. These assumptions are only for the mathematical analysis. In the computer simulation, these assumptions are not used in order to obtain results that are more accurate.

The first step of analysis is to represent the jitter transfer function from each noise source in the s -domain. The next is to convert the s -domain transfer function into the z -domain by invoking impulse-invariant transformation [11]. Then, the discrete-time domain representation is obtained by the inverse z -transformation for a single noise event at time nT . Finally, the rms values of the timing jitter are calculated for all events up to time nT . At the same time, we can get the optimal loop bandwidth by minimization of the timing jitter. The loop bandwidth is represented by the PLL component values, such as phase detection gain, VCO gain, loop filter value, etc. Therefore, once the bandwidth has been optimized, we can get the design values for the PLL in a straightforward manner.

A typical charge-pump PLL shown in Fig. 1 consists of a PFD, charge pump, loop filter, ring oscillator VCO, and dividers. The sequential PFD compares the transition of the reference input and divider output signal. The output of the PFD can be any of three logic states, and thus a charge pump is required for digital-to-analog conversion. The loop filter integrates current pulse and gives an appropriate control voltage to the VCO. The loop filter also removes short-term variations and shapes the PLL characteristics.

Fig. 2 shows the simplified PLL model with noise sources. A PLL using a sequential type PFD with a charge pump cir-

circuit can be more accurately described by a discrete-time z -domain model [11]. To represent the PLL in the discrete-time domain, an ideal sampler and zeroth-order-hold are used. As can be seen in [17], a sequential PFD operating at the data rate and a charge-pump can be modeled as an ideal sampler with sampling period T' cascaded with a zeroth-order-hold as shown in Fig. 3.

The transfer function of the output noise, Θ_{no} , due to the VCO noise source, Θ_{n1} , can be calculated as follows. Equation (1) represents the noise sources in the continuous-time domain including an ideal sampler and a zeroth-order-hold.

$$\Theta_{no} \left(1 + K_d \frac{K_v}{s} \left(\frac{1 - e^{-sT'}}{s} \right) H(s) \frac{1}{N} \right) = \Theta_{n1} \quad (1)$$

where

- N value of the output divider,
- $K_d = I_s/2\pi$ —phase-detection module gain,
- $K_v = (d\omega/dv)$ —VCO gain,
- $H(s)$ transfer function of the loop filter,
- I_s charge pump current, and
- $T' = T/N$ —period of VCO's output.

In (1), the z -domain transformation of the ideal sampler, zeroth-order-hold, loop filter, and VCO transfer characteristics without its gain (1/s), can be obtained via impulse-invariant transformation [11] as

$$\begin{aligned} H'(z) &= (1 - z^{-1})Z \left[L^{-1} \left(\frac{H(s)}{s^2} \right)_{t=nT'} \right] \\ &\cong aT' \frac{(1 + b/2)z - (1 - b/2)}{(z - 1)^2} \end{aligned} \quad (2)$$

where $H(s) = a(s + z_1)/s$ is the transfer impedance function of the loop filter that is approximated to the first order. Here, a is the value of a resistor, z_1 is the zero of the loop filter with a value of $1/RC_1$, and b is the product of the zero of the loop filter and sampling period, having value of $z_1 T'$, which is much less than unity from the assumptions.

From the z -transformation of (1) including (2), the transfer function for the PLL output noise $\Theta_{on}(z)$ due to the VCO noise source $\Theta_{n1}(z)$ can be represented as shown below [16]

$$\Theta_{no}(z) = \frac{N}{N + K_d K_v a T'} \Theta_{n1}(z). \quad (3)$$

Equation (3) considers only VCO jitter effect. More analysis is required to include other noise sources as mentioned above. By combining the other noise sources in the PLL, and doing similar analysis, we can represent the overall transfer function as

$$\begin{aligned} \Theta_{no} &= \left\{ \left[\left(\frac{\Theta_{n2}}{M} - \frac{\Theta_{no}}{N} \right) \cdot K_d + \Delta I_{n3} \right] \right. \\ &\quad \left. \cdot \left(\frac{1 - e^{-sT'}}{s} \right) \cdot H(s) + T' \Delta V_{n4} \right\} \cdot \frac{K_v}{s} + \Theta_{n1} \end{aligned} \quad (4)$$

where M is the input divider and T' is the period of VCO's output, which is necessary for the conversion of the noise voltage pulse (ΔV_{n4}) to the phase noise.

By the z -transformation of (4) with (2), similarly, the PLL output noise transfer function due to all the noise sources is given by

$$\begin{aligned} \Theta_{no}(z) &= \frac{N}{N + K_d K_v H'(z)} \Theta_{n1}(z) \\ &\quad + \frac{N}{M} \cdot \frac{K_d K_v H'(z)}{N + K_d K_v H'(z)} \Theta_{n2}(z) \\ &\quad + \frac{N K_v H'(z)}{N + K_d K_v H'(z)} \Delta I_{n3}(z) + \frac{1}{1 - z^{-1}} \\ &\quad \cdot \frac{N K_v}{N + K_d K_v H'(z)} T' \Delta V_{n4}(z). \end{aligned} \quad (5)$$

The characteristics of each noise source are as follows. The phase noise $\Theta_{n1}(z)$ from the ring oscillator can be modeled as a sequence of unit-step phase jump with random magnitude [16] as (6). The phase noise $\Theta_{n2}(z)$ represents the reference clock phase noise. It is given by a sequence of single-phase pulse with random magnitudes as (7). The phase frequency detection module in Fig. 1 is composed of a sequential PFD and a charge-pump circuit. This module generates a noise current pulse $\Delta I_{n3}(z)$ that results from its nonideal behavior such as deadzone, current mismatches, and charge injection. Finally, the control voltage contaminated by the power supply or by the high frequency thermal noise is also represented by a single voltage pulse $\Delta V_{n4}(z)$ with random magnitude

$$\Theta_{n1}(z) = \frac{2\pi}{T} \cdot \frac{1}{1 - z^{-1}} \cdot \delta\tau_{k1} \quad (6)$$

$$\Theta_{n2}(z) = \frac{2\pi}{T} \cdot \delta\tau_{k2} \quad (7)$$

where $\delta\tau_{k1}$ and $\delta\tau_{k2}$ are the random magnitudes of phase jump.

Substituting (2) into (5) gives the total PLL noise transfer function due to each noise source. As for the VCO internal noise source, the transfer function is given by (8), shown at the bottom of the page, where $\Theta_{no,1}(z)$ represents the output phase noise induced by a VCO internal noise source.

Since the products, $K_d K_v a T'/N$ and b , are both much less than unity, the term $b \cdot (K_d K_v a T'/N)$ is negligible in (8). Therefore, (8) can be rewritten as

$$\frac{\Theta_{no,1}}{\Theta_{n1}} = \frac{1 - z^{-1}}{1 - (1 - \varepsilon)z^{-1}}, \quad (9)$$

where ε is defined as

$$\varepsilon = K_d K_v a T' / N. \quad (10)$$

$$\frac{\Theta_{no,1}}{\Theta_{n1}} = \frac{(1 - z^{-1})^2}{1 + \left(\frac{K_d K_v a T'}{N} \left(1 + \frac{b}{2} \right) - 2 \right) z^{-1} + \left(1 + \frac{K_d K_v a T'}{N} \left(\frac{b}{2} - 1 \right) \right) z^{-2}} \quad (8)$$




Fig. 6. (a) Minimum frequency of VCO without the voltage reference showing negative temperature coefficient. (b) Minimum frequency of VCO with the voltage reference. (c) Voltage reference output showing positive temperature coefficient.




Fig. 7. Output waveform of the prototype clock generator.

bandwidth, $\omega_n \cong K_d K_v a / N$, when the internal VCO jitter and the VCO control voltage noise are considered, and is proportional to the square root of the bandwidth, $\omega_n \cong K_d K_v a / N$, when the external input jitter and the phase detection noise are taken into account. Therefore, increasing the loop bandwidth will suppress the effects of the internal VCO jitter and the VCO control voltage noise; whereas, decreasing the loop bandwidth will reduce the external input and the phase detection noise.

The minimization of the PLL jitter equation (22) gives a solution at the ω_{opt} as

$$\omega_{opt} = \left(\frac{1}{T} \right) \cdot \left(\frac{\delta\tau_{rms1} + (T^2/2\pi)K_v\Delta V_{rms4}/N}{\delta\tau_{rms2}/M + (T/2\pi)\Delta I_{rms3}/K_d} \right). \quad (23)$$

The optimum bandwidth ω_{opt} gives the best jitter performance for a given PLL architecture. It is expressed in terms of the rms value of noise sources and known physical parameters such as VCO gain (K_v), phase detection gain (K_d), input data rate (T), input divider ratio (M), and output divider ratio (N). The rms value of the noise sources in (23) can be estimated from jitter measurements at different loop bandwidths.




Fig. 8. PLL die photograph.

TABLE I
SUMMARY OF PERFORMANCE

Technology	0.6- μ m, 3-Metal, 2-Poly CMOS
Area	4 mm ²
Frequency range	300-400MHz @ 3.3 V power supply
Output Jitter	3.1 ps rms, 22 ps peak-to-peak @ 300 MHz
Supply voltage range	3.0 V to 5.5 V
Output duty cycle	50.7 %
Current consumption	13.5 mA from 3.3 V




Fig. 9. Jitter simulation setup.

III. DESIGN EXAMPLES

To verify the completeness of the PLL jitter analysis, a CMOS 300~400-MHz clock generator was fabricated in a 0.6- μ m CMOS process. Fig. 4 shows the block diagram of the PLL for the clock generation, and each block is designed so as to minimize the jitter caused by the individual PLL component.

A VCO is the most critical component and should be carefully designed to reduce the output jitter of the clock generator. The VCO type used in [18] shows good jitter performance because it allows a full switching. A ring oscillator employing a delay cell capable of full switching (from a fully turned-on state to a fully turned-off state or vice versa) can generate a clock output signal with lower timing jitter, because the amount of the jitter is




Fig. 10. Jitter simulation procedure. (VCO control input voltage.)




Fig. 11. Jitter simulation results with the analytic model.




Fig. 12. Jitter simulation results with the behavioral model.

proportional to the percentage turned-on time of each switching devices in one oscillation period [18].

However, the VCO is sensitive to the supply noise and temperature drift. Therefore, a voltage reference and driver circuit is added to reduce the effect of the power supply fluctuation. A temperature compensation mechanism is also applied to minimize the sensitivity to the temperature variation.

Fig. 5 shows a simplified schematic of the reference voltage generator used for the VCO power supply. The internal voltage reference not only supplies a stable power supply voltage with a reduced noise to the ring oscillator and the output buffer, but also compensates the temperature dependency of the VCO frequency. The VCO used in the prototype clock generator is the same type as the one used in [18] and decreases the oscillation frequency as the control voltage increases. Here, the output reference voltage VREF (Fig. 5) shows a slight positive temperature dependency as a function of the device sizes of M1, M3, M4, M5, and M6 and the value of the resistor R1. The positive temperature coefficient of the reference voltage is desirable because it decreases the VCO frequency when temperature increases, and therefore reduces the temperature increases and

eventually stabilizes the temperature fluctuation. Fig. 6 shows the measured minimum VCO frequency over the temperature variation before and after compensated by the voltage reference with a positive temperature coefficient. The opposite temperature coefficients of the VCO frequency and the reference voltage successfully cancel each other and gives the resulting temperature dependency, even less than $0.04 \text{ MHz}/^\circ\text{C}$. At the same time, the enhanced temperature immunity allows improved jitter performance by reducing the design margin of the VCO tuning range over the temperature variation. Therefore, a decreased VCO frequency gain is allowed, which means lower frequency sensitivity to the supply noise.

IV. EXPERIMENTAL RESULTS

In the previous sections, we have shown all the possible noise sources and their characteristics that can affect the PLL output. In addition, we have shown how we can construct a low-noise PLL from the given PLL components already somewhat optimized at the circuit level. To verify these results, this section




Fig. 13. Measured jitter versus loop bandwidth of a 300-MHz clock generator. The measured jitter histogram at the optimum bandwidth (300 kHz) is compared with the one at another loop bandwidth (20 kHz).

will describe behavioral simulation that supports the theoretical analysis from the C language model that is verified by the HSPICE simulation of the prototype clock generator. Further verification has been made by measurement of the fabricated clock generator.

The clock generator successfully operates from 300–400 MHz at any power supply voltage from 2.7 to 5.5 V although the data in the figures was measured at 3.3 V supply voltage. Fig. 7 shows the waveform of the two output signals. The whole chip including an output buffer consumes 13.5 mA at 3.3 V power supply voltage. Fig. 8 shows the microphotograph of the fabricated chip and the die size of the entire clock generator is 4 mm². Table I summarizes the measured results of the clock generator.

Fig. 9 shows the jitter simulation setup. In the C-model, an additive white gaussian noise model is used for each noise sources. The values of the loop filter are adjusted for each different loop

bandwidth. Fig. 10 explains the simulation procedure in more detail. First, the simulator sets up the loop bandwidth and the loop filter values with a fixed value of VCO gain, charge pump current, etc. The rms values of the output jitter are calculated for each different loop bandwidth after the PLL locked to the input. The simulated control voltage of the VCO shown in the right of Fig. 10, as an example, is verified by HSPICE simulation in order to maintain the accuracy of the C language model.

In order to calculate the output jitter in the simulation, it is necessary to measure the jitter or noise power coming from each noise source. Jitter coming from the external reference signal and the VCO can be separately measured and readily used in the simulation. However, the phase detection noise, which is mainly caused by the PFD deadzone and current mismatch in the charge-pump circuit, is not measurable. Likewise, it is very difficult to measure the VCO control signal noise directly. Therefore, indirect estimation of those quantities is required.

PLL jitter is measured in several points with different loop bandwidths. Since the amount of jitter coming from the reference signal and that of the VCO are already known, the two unknowns, the phase detection noise and the VCO control noise, are obtained after performing the least squares estimation with (22) and measured PLL jitter.

The amount of the VCO control signal noise and the phase detection noise calculated from the indirect measurement is 1.23 μV (rms) and 1.9 nA (rms), respectively. Here, the measured jitter of the external reference signal is 0.6 ps (rms). Also, the VCO jitter measured from a separate VCO is 2 ps (rms). The design parameter of the prototype PLL was chosen as $K_d = 1/2\pi$ mA, $K_v = 2\pi \times 250$ MHz/V, $M = 13$, $N = 300$, and $T = 1$ μs .

Fig. 11 shows the estimation of the timing jitter based on the jitter analysis. It is a concave function. The minimum point is the optimum loop bandwidth. The timing jitter of the PLL increases below the optimum bandwidth and increases above the optimum bandwidth. Fig. 12 shows the simulation results of the C-language model and agrees well with the theoretical estimation shown in Fig. 11.

The jitter measurements supporting the jitter analysis have been made using a Tektronix 11 801C 50 GHz digital sampling oscilloscope. The loop bandwidth was varied in the range of 10 kHz–2 MHz by changing the external loop filter values such as resistor and capacitors. Fig. 13 shows the measured jitter as a function of the loop bandwidth. With optimized PLL components, further improvements of the jitter characteristics can be achieved by the choice of the loop bandwidth to the optimum point. The measured rms and peak-to-peak jitter of the PLL at the optimum bandwidth are 3.1 and 22 ps, respectively. The measured results are consistent with the theoretical estimation and computer simulation.

V. CONCLUSION

In this paper, an approach for estimation of the rms phase noise of a PLL output taking into account the external and internal noise sources is presented along with the behavioral PLL model simulations verifying the analysis. In various applications such as clock recovery and clock generation, the design of optimal bandwidth with the best noise performance can be achieved by the proposed phase noise model, taking physical parameters such as external noise variance, internal noise variance, system period, and the division ratios. Computer simulation using a charge-pump PLL model and measurement of 0.6- μm clock generator show good agreement with the theoretical predictions.

REFERENCES

- [1] R. Shariatdoust, K. Nagaraj, M. Saniski, and J. Plany, "A low jitter 5 MHz to 180 MHz clock synthesizer for video graphics," in *Proc. IEEE CICC*, May 1992, pp. 24.2.1–24.2.5.
- [2] L. K. Tan, E. Roth, G. E. Yee, and H. Samuelli, "An 800 MHz quadrature digital synthesizer with ECL-compatible output drivers in 0.8 μm CMOS," in *ISSCC Dig. Tech. Papers*, Feb. 1995, pp. 258–259.


- [3] B. Razavi, "A study of phase noise in CMOS oscillators," *IEEE J. Solid-State Circuits*, vol. 31, pp. 331–343, Mar. 1996.
- [4] I. Novof *et al.*, "Fully-integrated CMOS phase-locked loop with 15 to 240 MHz locking range and ± 50 ps jitter," in *ISSCC Dig. Tech. Papers*, Feb. 1995, pp. 112–113.
- [5] I. A. Young, J. K. Greason, J. E. Smith, and K. L. Wong, "A PLL clock generator with 5 to 110 MHz lock range for microprocessors," in *ISSCC Dig. Tech. Papers*, Feb. 1992, pp. 50–51.
- [6] J. Craninckx and M. Steyaert, "A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors," *IEEE J. Solid-State Circuits*, vol. 32, pp. 736–744, May 1997.
- [7] V. Kaenel, D. Aebischer, C. Piguet, and E. Dijkstra, "A 320-MHz, 1.5-mW at 1.35 V CMOS PLL for microprocessor clock generation," *IEEE J. Solid-State Circuits*, vol. 31, pp. 1715–1722, Nov. 1998.
- [8] H. O. Johansson, "A simple precharged CMOS phase frequency detector," *IEEE J. Solid-State Circuits*, vol. 33, pp. 295–299, Feb. 1998.
- [9] J. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," in *ISSCC Dig. Tech. Papers*, Feb. 1996, pp. 130–131.
- [10] F. M. Gardner, "Charge-pump phase-locked loops," *IEEE Trans. Commun.*, vol. COM-28, pp. 1849–1858, Nov. 1980.
- [11] J. P. Hein and J. W. Scott, "z-Domain model for discrete-time PLL's," *IEEE Trans. Circuits Syst.*, vol. 35, pp. 1393–1400, Nov. 1988.
- [12] K. Lim, C.-H. Park, and B. Kim, "Low noise clock synthesizer design using optimal bandwidth," in *Proc. ISCAS*, vol. 2, June 1998, pp. 163–166.
- [13] F. M. Gardner, *Phaselock Techniques*, 2nd ed. New York, NY: Wiley, 1979.
- [14] A. Hajimiri, S. Limotyrakis, and T. H. Lee, "Jitter and phase noise in ring oscillators," *IEEE J. Solid-State Circuits*, vol. 34, pp. 790–804, June 1999.
- [15] B. Kim, "High speed clock recovery in VLSI using hybrid analog/digital techniques," Univ. California, Berkeley, UCB/ERL Memo., June 1990.
- [16] B. Kim, T. C. Weigandt, and P. R. Gray, "PLL/DLL system noise analysis for low-jitter clock synthesizer design," in *Proc. ISCAS*, vol. 4, June 1994, pp. 31–34.
- [17] B. C. Kuo, *Automatic Control Systems*. Englewood Cliffs, NJ: Prentice-Hall, 1991.
- [18] C.-H. Park and B. Kim, "A low-noise 900-MHz VCO in 0.6- μm CMOS," in *Symp. VLSI Circuits*, June 1998, pp. 28–29.



Kyoohyun Lim (S'99) received the B.S. and M.S. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Taejeon, Korea, in 1995 and 1997, respectively.

He worked as a Graduate Student Researcher at KAIST from 1995 to 1996, where he was involved in high-speed, low-power DSP design and low-noise PLL for wireless communication applications. He is currently working toward the Ph.D. degree at KAIST. His current research interests include

high-speed analog IC design, mixed-mode signal-processing IC design, and CMOS RF IC for wireless communications.



Chan-Hong Park (S'99) received the B.S. and M.S. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Taejeon, Korea, in 1994 and 1996 respectively. He is currently pursuing the Ph.D. degree in electrical engineering at KAIST.


His research interests include CMOS RF circuit for wireless communication, high-frequency analog IC design, and mixed-mode signal processing IC design.



Dal-Soo Kim received the B.S. and M.S. degrees in electronic engineering from Seoul National University, Seoul, Korea, in 1983 and 1985, respectively.

He joined the LG Semicon in 1985. From 1985 to 1990, he was a Manager of Process Integration Group of LG Semicon. From 1990 to 1997, he was a General Manager of DRAM Design Group of LG Semicon. He is currently CEO of TLI (Technology Leaders & Innovators), a start-up company in Korea. His research interests include high-speed CMOS circuit design and high-performance, low-power digital

signal processor design technology.



Beomsup Kim (S'87–M'90–SM'95) received the B.S. and M.S. degrees in electronic engineering from Seoul National University, Seoul, Korea, in 1983 and 1985, respectively, and the Ph.D. degree in electrical engineering and computer sciences from the University of California at Berkeley in 1990.

He worked as a Graduate Researcher and Graduate Instructor at the Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, from 1986 to 1990. From 1990 to 1991, he was with Chips and Technologies, Inc.,

San Jose, CA, where he was involved in designing high-speed signal processing IC's for disk drive read/write channel. From 1991 to 1993, he was with Philips Research, Palo Alto, CA, and was conducting research on digital signal processing for video, wireless communication, and disk drive applications. During 1994, he was a Consultant, developing the partial response maximum likelihood detection scheme of the disk drive read/write channel. In 1994, he became an Assistant Professor with the Department of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Taejon, Korea, and is currently an Associate Professor. During 1999, he took sabbatical leave at Stanford University, Stanford, CA, and at the same time, consulted for Marvell Semiconductor Inc., San Jose, CA, on the Gigabit Ethernet and wireless LAN DSP architecture. His research interests include mixed-mode signal processing IC design for telecommunication, disk drive, and LAN, high-speed analog IC design, and VLSI system design.

Dr. Kim is a corecipient of the Best Paper Award (1990–1991) for the IEEE JOURNAL OF SOLID-STATE CIRCUITS. He received the Philips Employee Reward in 1992. Between June 1993 and June 1995, he served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING.