


Verification with VCS Workshop


Synopsys Education and Training Services
© 2006 Synopsys, Inc. All Rights Reserved

- n **<https://solvnet.synopsys.com/EnterACall>**
- n **Send e-mails: prchelp@synopsys.com**
- n **Make a call: 800-820-0284**



If you do not have a SolvNet ID, please speak with the instructor.

- n Instructor Introduction**
- n Student Guide**
- n Lab Guide**



- n Understanding of digital IC design**
- n Familiarity with UNIX and X-Windows**
- n Familiarity with a UNIX-based text editor**
- n Familiarity with Verilog**

- n Digital ASIC design engineers
- n Digital ASIC verification engineers
- n Limited VCS debugging experience



Acquire the skills to verify and debug Verilog designs using Synopsys VCS



By the end of this workshop you should be able to:

- n Simulate Verilog designs using VCS**
- n Debug Verilog designs using VCS**
- n Run fast RTL-level regression tests for your Verilog design**
- n Run fast gate-level regression tests for your Verilog design**
- n Acquire the skills and knowledge to successfully implement coverage driven verification methodology using Synopsys tools**

DAY
1

Unit	Topic	Lab
1	VCS Simulation Basics	
2	VCS Debugging Basics	
3	Debugging with DVE	
4	Post-Processing with VCD+ Files	

DAY
2

Unit	Topic	Lab
5	Debugging Simulation Mismatches	
6	Fast RTL Level Verification	
7	Fast Gate Level Verification	
8	Code Coverage	

- n **What is your name?**
- n **What is your job?**
- n **What is your background/work experience?**
- n **What do you want to get out of this workshop?**

	Lab Exercise		Caution
	Question		Note
	Hint, Tip, or Suggestion		Remember
	Checklist		

DAY
1

Unit	Topic	Lab
1	VCS Simulation Basics	
2	VCS Debugging Basics	
3	Debugging with DVE	
4	Post-Processing with VCD+ Files	

After completing this unit, you should be able to:

- n Compile a Verilog design using VCS**
- n Simulate the Verilog design**



- n **A compiled simulator**
 - | Verilog Compiled Simulator
 - | Digital functional simulator

- n **Complies with IEEE-1364**
 - | Including PLI 1.0/VPI (PLI 2.0)
(Programming Language Interface)

- n **Supports simulation at multiple abstraction levels**
 - | Behavioral
 - | RTL
 - | Gate (with SDF support)
 - | Sign-off

How VCS Works


1-4

n Accepts design descriptions in Verilog, C/C++ PLI and models

n Two step simulation process:

- l Step 1: Compile
- l Step 2: Run

Depending upon platform, VCS first generates C code from the Verilog source, then it compiles and links the object files to the simulation engine to create an executable.



```
> vcs sources_files [compile_time_options]
```

- n *sources_files*
 - | All Verilog source files of the Design Under Test (DUT)
 - | Separated multiple source files by spaces
 - | Top module should contain testbench for the DUT
- n *compile_time_options* (optional)
 - | Controls how VCS compiles the source files
 - | Critical for optimization for visibility and performance
 - | Each unit of this workshop will describe how best to use these *compile_time_options*
- n **Generates simulation binary executable `simv` (default)**

vcs -help lists compile options, run-time options, environment variables

Command line options (commonly used):

- Mupdate** Incremental compilation (only changed files are compiled)
- R** Run after compilation
- gui** Starts the DVE gui at runtime.
- l <filename>** set log file name
- sverilog** Enable SystemVerilog language support
- +v2k** Compile with support for Verilog 2001 extensions

n Compile-time options to access Verilog library files

- `-v lib_file` Search for unresolved module references in file *lib_file*
- `-y lib_dir` Search for unresolved module references in files residing in directory *lib_dir*
- `+libext+lib_ext` Use file extension *lib_ext* when searching for files in library directory *lib_dir*
- `+incdir+inc_dir` Search *inc_dir* directory for ``include` files

n Access Verilog files and options via a file


- `-f file` File containing a list of absolute pathnames for the *sources_files* and a subset of VCS options

n User selected simulation binary name

- `-o foo` Creates executable *foo* instead of *simv*

Faster compilation by compiling only the modules you have changed

If you made a change to module mem in mem.v, then VCS compiles only the module mem. The cpu module object code is used from a previous compilation and linked with the new mem object code in the creation of the executable.



Creates a makefile that is built and maintained by vcs:

Example

vcs file1.v file2.v file3.v -Mupdate:

- Compiles Verilog source files, puts c files in directory called **csrc**
- Makefile created in **csrc** directory
- C compilation accomplished via makefile
- Object files linked to produce **simv**

Subsequent compilations will be incremental:

- Appropriate c files updated
- Makefile adjusted
- Incremental c compilation as appropriate
- Object files re-linked

Handy tip: The `-Mupdate` switch can be shortened to `-M` but this will make use of an existing makefile whereas `-Mupdate` generates a brand new makefile.

```
> simv [run_time_options]
```

- n *run_time_options* (optional)
 - | Controls how VCS executes the simulation binary

- n **Simulation results reported via**
 - | Verilog system task calls
 - | User defined PLI routines

n **Stop simulation at time 0**

-s Stops simulation at time 0

n **\$plusargs() switches**

+*userswitch* User defined run-time switch

n **Compile-time option status**

-E *echo* Displays compile-time options used for the creation of the current simv executable

n **Log file control**

-l *logfile* Write output to *logfile*

Sample Simulation Run

1-12

Compile all Verilog source files including testbench

VCS generated the simulation binary `simv`

Run simulation with simulation binary

Simulation results reported via Verilog system task calls

```
>ls
adder4bit.v addertb.v
>vcs addertb.v adder4bit.v
...
Parsing design file 'addertb.v' 'adder4bit.v'
Top Level Modules:
    adder_testbench
No TimeScale specified
2 unique modules to generate
2 of 2 modules done
Invoking loader...
simv generation successfully completed
>ls
adder4bit.v addertb.v csrc/ simv
>simv
Chronologic VCS Simulator copyright 1991-2005
Contains Synopsys proprietary information.
Compiler version Y-2006.06; Runtime version Y-2006.06; Dec
11 11:35 2006
0 + 0 = 0
...
F + F = E
*** Verification completed without error ***
    V C S   S i m l a t i o n   R e p o r t
Time: 0
CPU Time:  0.070 seconds; Data Structure size: 0.0Mb
Fri May 12 11:35:31 2000
>
```

n Useful switches for working with Synopsys support

- ID Gets host machine information
- Xman=4 Combines all source files into a single file “tokens.v”
(Use for submitting test cases to Synopsys)

n Instantiating DesignWare components in Verilog

l Format:

```
DWpart #(parameters) ul(.porta(a), .portb(b));
```

l DesignWare multiplier example:

```
DW02_mult #(inst_A_width, inst_B_width)  
ul(.A(inst_A), .B(inst_B), .TC(inst_TC), .PRODUCT(inst_PRODUCT));
```

n Accessing DesignWare simulation library


```
-y $SYNOPSYS/dw/sim_ver +libext+.v+
```

- n Compile a Verilog design using VCS**
- n Simulate the Verilog design**



15 min

Simulate a simple Verilog design



DAY
1

Unit	Topic	Lab
1	VCS Simulation Basics	
2	VCS Debugging Basics	
3	Debugging with DVE	
4	Post-Processing with VCD+ Files	

After completing this unit, you should be able to:

- n Describe three methods of debugging Verilog code using VCS**
- n Invoke UCLI debugger**
- n Debug Verilog designs using UCLI**

- n Trace and locate causes of errors**
- n Three general methods:**
 - | Verilog System Task calls
 - | VCS UCLI
 - | VCS DVE
- n Four factors to consider:**
 - | Simulation speed
 - | Signal visibility
 - | Signal tractability
 - | Usability

- n Simulation speed**

- ┆ Fast

- n Signal visibility**

- ┆ Specified by the Verilog system task calls

- n Signal traceability**

- ┆ Mainly pencil and paper

- n Usability**

- ┆ Useful for quick visual feedback
- ┆ May require multiple iterations of inserting Verilog system task calls followed by compile and simulate

n Debug visibility:

`$display` Prints formatted message to console

`$strobe` Like `$display` except printing is delayed until all events in the current time step have executed

`$monitor` Monitor signals listed and prints formatted message whenever one of the listed signals changes

`$time` Returns current simulation time as a 64-bit integer

n Stopping simulation:

`$stop` Halts simulation like a breakpoint.

`$finish` Halts simulation and terminate the simulation session

n Simulation stimulus and reference:

`$readmemh` Reads ASCII data from a disk file. Each digit is hexadecimal

`$readmemb` Reads ASCII data from a disk file. Each digit is binary

Embedding Verilog System Task Calls

2-6

Instantiated Design Under Test (DUT)

Print adder result whenever input or output of adder changes

Stimulus generation

Verify results

Indicate completion of test

Design Under Test (DUT)

```
module adder_test;
  wire [3:0] sum_out;
  reg [3:0] a_in, b_in;
  in [8:0]
  adder u1(a_in, b_in, sum_out);

  initial
    $monitor($time, " %h + %h = %h", a_in, b_in, sum_out);

  initial
  {
  begin
    for (in = 0; in <= 9'h0ff; in = in + 1) begin
      a_in = in [7:4]; b_in = in [3:0];
      if (sum_out != (a_in + b_in)) begin
        $display("***ERROR at time = %0d ***", $time);
        $display("a=%h, b=%h, sum=%h", a_in, b_in, sum_out);
        $stop;
      end
    end
    #100;
  end
  $display("*** Testbench Successfully completed! ***");
  $finish;
end
endmodule

module adder(a, b, sum);
  input [3:0] a, b;
  output [3:0] sum;
  assign sum = a + b;
endmodule
```

n Simulation speed

- | Speed depends on the scale of visibility you specify

n Signal visibility

- | User specified

n Signal traceability

- | User specified breakpoints
- | Some pen and paper

n Usability

- | Supports scripting
- | UCLI is compatible with TCL 8.3 and any TCL command can be used with UCLI.

n Compile and invoke UCLI in one step

```
> vcs source.v -debug|debug_all -R -ucli
```

| -ulci invokes UCLI and stop simulation time at time 0

n Compile and invoke UCLI in two steps

| Compile

```
> vcs source.v -debug|debug_all
```

| Invoke UCLI and stop simulation time at time 0

```
> simv -ucli
```

- n -debug
 - | **Enables command line debugging option. This flag does not enable line stepping.**
- n -debug_all
 - | **Enables command line debugging option including line stepping.**
- n -ucli
 - | **Forces runtime to go into UCLI mode by default**
- n -gui
 - | **Compile time option invokes the DVE gui when issued at runtime.**

UCLI Debugger Command Line Options 2-10

- n -l *logFilename*
 - | **Captures simulation output, such as user input UCLI commands and responses to UCLI commands.**

- n -i *inputFilename*
 - | **Reads interactive UCLI commands from a file, then switches to reading from standard command line input.**

- n -k *keyFilename*
 - | **Writes interactive commands entered to *inputFilename*, which can be used by a later simv as -i *inputFilename***

Command	Purpose	Old VCS command (if any)
show	List scopes, objects and types	show vars
get	Get value in any radix	print
stop	Breakpoint w/ time, event, file/line/thread	break
change	Assign value	set
force	Hold value - can't override from design Clock Gen support	force
scope	Scope in design hierarchy	show scopes
run	Run the simulation	. , continue

Command	Purpose	Old VCS command (if any)
dump	Dump the objects - post-processing	\$vcdpluson
save	Save the current simulation state.	\$checkpoint
restore	Restore	\$restore
senv	Show environment settings in Tcl	-
config	Change the base etc.	-
step	interactive line stepping	step
next	interactive line stepping	-

Command	Purpose	Old VCS command (if any)
listing	Displays source text	-
start	Start a new simulation	-
loads	Get loads (fan-out) across boundaries	-
drivers	Get drivers (fan-in) across the boundaries	-

n Changing scope:

```
scope [-up [level] | -active] [hierarchicalpath]
```

Show or set the current scope to the specified instance. With no arguments, the current scope is returned.

-active (Sets the scope to the active point within the tool)

-up (Climbs up the scope hierarchy one or n levels)

```
show -[scopes | ports | variables| signals]
```

n Read/write commands:


```
force [-deposit | -freeze | -drive ] path value
```

```
release path
```

```
memory -read|-write nid -file filename [-radix radix]
```

```
[-start start_address] [-end end_address]
```

```
shell> vcs -debug_all driversget.v
      .
      .
Simv generation successfully completed
shell> simv -ucli
```



```
ucli% scope
top

ucli% config -timebase 1ns
1ns

ucli% dump -add top.t1 -depth 2

VCD+ Writer Y-2006.06 Copyright 2005 Synopsys Inc.
1

ucli% stop -change top.t1.cnt
1

ucli% stop -absolute 3
2
ucli% step
driversget.v, 16 : ra = 0;

ucli% step
driversget.v, 17 : rb = 0;
```

```
ucli% listing
file ./driversget.v, line 17
12: wire wa, wb, wc, wd, we;
13:
14: initial
15: begin
16: ra = 0;
17: => rb = 0;
18: rc = 0;
19: rd = 0;
20: re = 0;
21: rf = 0;
22: clk = 0;

ucli% run
Stop point #1 @ 00 ps; top.t1.cnt = 0
ucli% stop -disable 1
1
ucli% run
Stop point #2 @ 3000 ps;
ucli% stop -change rc
3
ucli% run
Stop point #3 @ 5000 ps; top.t1.rc = 0
ucli% run
Stop point #3 @ 10000 ps; top.t1.rc = 1
ucli% quit
V C S S i m u l a t i o n R e p o r t
Time: 10000 psCPU Time: 0.010 seconds; Data structure
size: 0.0MbWed Nov 3 08:13:36 2004
```

If you suspect simulation is having problems

n Determine whether or not time is advancing:

- | Halt simulation by hitting CTRL-C
- | Check simulation time
- | Continue simulation by typing in “run” at UCLI prompt
- | Halt simulation again after a short period of time
- | If simulation time has not changed, simulation may be caught in an infinite loop or waiting for a phantom trigger

n Determine potential location of problem:

- | Re-compile with `-debug_all` compile-time option
- | Halt simulation
- | Use UCLI command `show` to display variables
- | Trace code execution with UCLI command `next`

- n **Use Verilog system tasks to help isolate error**
 - l Insert \$display statements in the area indicated by source code tracing
 - l Display all variables associated with branching statements
- n **Re-Compile and monitor \$display print out to determine the cause of the problem**
- n **Repeat procedure if necessary**

Example:

The following is caught in an infinite loop -

```
reg [3:0] i, test;
initial
for (i = 0; i <= 4'hf; i = i + 1)
begin
    test = test + ^i
    $display("i = %0d", i);
end
```

Inserting this \$display statement will clearly show that this loop never ends



30 min

Debug a simple Verilog design using UCLI

Compile Verilog code

Invoke UCLI debugger

Trace code execution


Agenda: Day 1

1

DAY 1

Unit	Topic	Lab
1	VCS Simulation Basics	
2	VCS Debugging Basics	
3	Debugging with DVE	
4	Post-Processing with VCD+ Files	

Objectives



- n **Learn to use basic features for debugging RTL**
 - l An introduction to the basic features
 - u Waveform debugging
 - u Source code debugging
 - u Listing features
 - u Assertions
 - u “C/C++” debugger
 - l Analyzing design components
 - u memories, busses, gates

Documentation



n User reference manual

- | `$VCS_HOME/doc/UserGuide/dve_ug.pdf`

n Release notes (DVE)

- | `$VCS_HOME/gui/dve/doc/DVEReleaseNotes.txt`

n Quick start example

- | `$VCS_HOME/gui/dve/examples/tutorial/quickstart/quickStart.html`
- | Help-> Tutorial (for Mixed HDL)


n Example directory

- | `$VCS_HOME/gui/dve/examples`

n dve –help

- | Gives information about the current DVE command line options

Design Debug Productivity



Docked windows inside workspace boundaries

- n An Intuitive and Easy to use GUI
- n Quickly Find Bugs
 - | RTL or Gate
 - | Assertions
 - | Testbench
- n Supports
 - | Interactive
 - | Post-simulation analysis
- n Multiple Languages
 - | Verilog
 - | VHDL
 - | C/C++
 - | SystemC
 - | NTB

- n Full Interactive and Post-simulation Analysis Support**
- n Analyze value change data**
 - | value and strength information
 - | delta cycle information
 - | annotated in Source, Schematic, Path or List views
- n Analyze source execution**
 - | Available only in interactive analysis !
 - | Ability to select time and instances of interest !
 - | Line by line
- n Save and Restore simulation state**
 - | Save current state then redisplay it

- n Point at an object**
 - | signals, instances, ports, panes, and assertions.
 - | configure main toolbar
- n Click Right Mouse Button (RMB) down**
 - | menu appears with relevant options
- n Point to choice**
- n Release button**

Drag and Drop

- | Point at an object in a pane or window
 - └ instance, signal, assertion
- | Hold LMB down
- | Drag object to a new location
- | Release button

Selection

- | Use LMB for a simple selection
- | Use LMB and Control key (to add or remove an item to selection)
- | Or Use LMB and Shift key (to group select)
- | Press LMB and drag to select a group of objects

n Starting from compilation

```
%vcs source.v -R -gui -debug_all
```

- | -R
 - └ Starts DVE immediately after compilation (optional)
- | -gui
 - └ Enables DVE
- | -debug or -debug_all
 - └ -debug enable command line debugging (no line stepping)
 - └ -debug _all enables command line debug including line tracing (optional)
- | -ucli
 - └ Forces runtime to go into UCLI debugger mode (optional)

n With existing simulation executable

```
%simv -gui
```


- | -gui
 - └ Starts DVE from existing simulation executable (default is `simv`)

n Launch DVE GUI

```
% dve &
```

n Open Database (vcd,vpd)

- 1 click the Open Database icon  open dialog box



Detailed or List view

Note:
dve -vpd <filename>
brings up dve with
file already loaded

Optional:
Select time slice

n DVE pop-level window

- l Frame for displaying current data objects
- l Can contain other windows and panes
 - u Source, Schematic, Path, Wave, List, Memory

n Opening new-top level window

- l Click the corresponding window icon to remove target symbol (red circle)



- l Window-> New-> Source
 - u New objects will be displayed in new window

n Simulation Execution

- | Click the continue icon  to “start/continue” button
- | Click the stop icon  to stop
- | Enter a ucli command
 - u ucli% **run** (run until break point)
 - u ucli% **run 100** (run for 100 time units)
 - u ucli% **run 100ms** (run for 100 ms)
 - u ucli% **run -posedge wb_ack_i** (run until positive of wb_ack_i)
- | Use simulator controls to set a simulation break point and run VCS

- u “Step Time” 
- u “Go To Time” 



n Simulation controls

- | Click step icon  to simulate next executable line
- | Click next icon  to step over tasks and functions
- | Click restart icon  to reset simulation to time zero
- | ucli commands
 - u ucli% step
 - u ucli% next
 - u ucli% restart

Searching for Objects



13

n Toolbar menu: Edit -> Search for Signals/ Instances

i Viewing objects

- u Select objects
- u right click to activate CSM
- u Select window type
 - e.g. Wave

Filter results



CSM

Debugging with DVE

Wave Window

Overview

The image shows a screenshot of the Wave Window interface in a digital design tool. The main window displays a signal trace for 'Wave.1' with a time scale of 350594600 x 10ps. A search bar at the top contains 'wb*' and a dropdown menu is open, showing options like 'Any Edge', 'Rising', 'Falling', 'Failure', and 'Value...'. A 'Find Wave.1' dialog box is also visible, showing search options like 'Match case', 'Wrap around', and 'Match whole word only'. The signal trace shows multiple signals, with a zoomed-in view of the 'wb_cyc_o' signal. A 'Signal groups' list on the left shows a hierarchy of signals under 'DMA' and 'Wishbone_Mst'. A 'Drag zoom' annotation points to the zoomed-in view. A 'Marker location' annotation points to a marker at 350598483. A 'Lower timescale (entire range display)' annotation points to the bottom of the signal trace. An 'Upper timescale (current range display)' annotation points to the top of the signal trace. A 'Set time' annotation points to the time scale at the top. A 'Search icons' annotation points to the search bar.

Set time

Search icons

Upper timescale (current range display)

Signal groups

Drag zoom

Lower timescale (entire range display)

Marker location


n Viewing signals

l Select object (signals, scopes or assertions)

- u Click the wave icon  to add objects to a wave window
- u Use CSM and select  Add To Waves item
- u Double click on a failing assertion summary tab
- u Or drag and drop object to open wave window

n Grouping signals

l Toolbar menu: Signal -> Signal Groups ...



n User Define Radixes

l **Toolbar menu:** *Signal -> Set Radix->User-Defined->Edit*

u Import or Export user types: **IDLE 11'b00000000001** -- file format

The screenshot shows the DVE (Digital Verification Environment) interface. The main window displays a signal trace for 'state[10:0]' with a value of 'READ->WRITE'. The trace shows a sequence of values: 0000 0004, 0000 0005, 002, 004, 002, 004, 002, 004, 002, 004. The 'Edit User-Defined Radix' dialog box is open, showing a list of user-defined radices. The 'User-Defined Radix' field is set to 'dma_type'. The list contains the following entries:


Value	Display
11'b00000000001	IDLE
11'b00000000010	READ
11'b000000000100	WRITE
11'b000000001000	UPDATE
11'b000000010000	LD_DESC1
11'b000000100000	LD_DESC2
11'b000001000000	LD_DESC3
11'b000100000000	LD_DEC4
11'b001000000000	LDDEC_5
11'b010000000000	WB
11'b100000000000	PAUSE

Buttons for 'Import...', 'Export...', 'Add Row', 'Delete Row', 'OK', 'Cancel', 'Apply', and 'Tips >>' are visible at the bottom of the dialog box.

To create a user-defined radix, click **New**, enter a radix name, then press Return.

n Compare function

- l Select two signals, scopes or designs
- l **Toolbar menu: *S*ignal -> *C*ompare**
 - u A new signal is created for each compare point



Waveform Compare

Compare selection

Reference waveform:

Design: **Design 1** (Sim=inter.vpd)

Region: Sim.test.u0.u3.u0.wb_stb_o

Test waveform:

Design: **Design 2** (V1=verilog.dump.vpd)

Region: V1.test.u0.u3.u0.wb_ack_i

Options

Display only differences

Ignore X

Ignore Z

Compare recursive

Signal types

Internal Signal

In port

Out port

Inout port

Time tolerance

Time: 0 x 10ps

Results summary

Compare results Summary:

Reference: Sim.test.u0.u3.u0.wb_stb_o

Test : V1.test.u0.u3.u0.wb_ack_i

Number of Signals Compared: 1

Number of Values Compared: 86403

Number of Differences Found: 101

OK Cancel Apply Tips >>

Example – Comparing Interactive signal (design 1) to post processed signal (design 2)

n Creating a bus

- | Select the signals (List / Wave)
- | **Toolbar menu:** *S*ignal -> Set *B*us ...
- | Specify Name
- | Use   up/down selection button to arrange order
- | Bit reverse order, select bus and click  the reverse order button
- | Bus padding, use  add one's and  to add zero's


n Search for events

- | Event searching in either time direction (List / Wave)
- | Select the signals
- | **Toolbar menu:** *S*ignal -> Set *E*xpressions ...
- | Specify Name

n Value changes that occurred within the same time step


- I Toggle recording of delta cycle
 - u Simulator => Capture Delta Cycle Values
- I Record delta cycle data in the VCD+ file add
 - u \$vcdplusdeltacycleon
- I To view event queue
 - u right click to activate CSM
 - u Select Expand Time

Warning Perf Impacted



n Views simulation results in ASCII format

- l Updates when displayed signal changes
- l Locks to C1 cursor
- l Set markers
- l Compare signals
- l View database
- l Print tabular output to a textfile



Values that change indicated in green


Markers

To Add signals click  or drag & drop them


Memory Viewer

Currently requires:
\$vcdplusmemon or
Simulator->Add Dump ..
(Check Aggregates box)

- n To dump memories
 - l Select a memory in the “Data” pane
 - u right click to activate CSM
 - u Select *Show Memory*
 - u right click to activate memory properties



Example – Memory Properties dialog



Example – Memory dump @ 23090ns

Assertion Summary Window

23

- n Compile VCS with **-debug -assert dve**
 - l Double click assertion failure to populate wave window
 - u Place cursor over guidance symbols to obtain details status

Attempts ending at time 298025500:

Start time	Result	Reason
298025500	Failure	(chunk_dec == (\$past(state) != READ) && (state == READ))

Assertion step status at time 298025500:


- failure
- atoms evaluated: '(chunk_dec == (\$past(state) != READ) && (state == READ))': 0

guidance symbols

Assertion Attempts

Name	Start	End	Delta	Reason
Failure1	298025500	298025500		(chunk_dec == (\$past(state) != READ) && (state == READ))
Failure2	298025500	298025500		(chunk_dec == (\$past(state) != READ) && (state == READ))
Failure3	298025500	298025500		(chunk_dec == (\$past(state) != READ) && (state == READ))
Failure4	298025500	298025500		(chunk_dec == (\$past(state) != READ) && (state == READ))
Failure5	298025500	298025500		(chunk_dec == (\$past(state) != READ) && (state == READ))
Failure6	298025500	298025500		(chunk_dec == (\$past(state) != READ) && (state == READ))
Failure7	298025500	298025500		(chunk_dec == (\$past(state) != READ) && (state == READ))
Failure8	298025500	298025500		(chunk_dec == (\$past(state) != READ) && (state == READ))
Failure9	298025500	298025500		(chunk_dec == (\$past(state) != READ) && (state == READ))
Failure10	298025500	298025500		(chunk_dec == (\$past(state) != READ) && (state == READ))


Assertion window CSM



Breakpoint CSM

Source file & location

n Stepping source (-debug_all)

- l Select object (signals, scopes or assertions)
 - u Click the source icon  to add objects to a source window
 - u Use CSM and select  item
 - u Double click on a scope icon
 - u Drag and drop object to open source window
- l Click step icon  to simulate next executable line
- l Click next icon  to step over tasks and function
- l Click annotate values icon  for backannotation

n Navigating hierarchy

- l Place cursor on module instance and click right
 - u select *Move Down to Definition* (Source CSM) or click 
 - u select *Move Up to Parent* or click 
 - u To move backwards or forwards in a list of scopes click 

C/C++, SystemC - Cbug

C files must be compiled with the "-g" C compiler option

The screenshot displays the DVE IDE interface with several key components:

- SystemC Hierarchy:** A tree view on the left showing the project structure, including components like `timer`, `clock_action`, `reset_timer`, `run_timer`, `set_timer`, and `CTLKUKU (CTL)`.
- HDL Code:** A central window showing Verilog code with a `PLI call` annotation pointing to the `#0 $ZeroMinder(hour_sig, min_sig, sec_sig)` function call.
- SystemC Code:** A window showing C++ code for the `timer` component, including `void timer::select_sec` and `if (select_sec())` logic.
- Pre-Compiled libsystemc.a:** A callout box pointing to the SystemC library file.
- C++:** A callout box pointing to the C++ source code.
- C:** A callout box pointing to the C code.
- HDL:** A callout box pointing to the HDL code.
- Example of cross-stepping:** A callout box pointing to the `ZeroMinder` function call in the HDL code.
- PLI Code:** A window showing the PLI code for the `ZeroMinder` function, including `void handleZero` and `void handleZero` logic.
- C Debugger commands:** A callout box pointing to the `dve> run` command in the console.
- Stack:** A window showing the current stack trace, including `ZeroMinder(iTabDataValue=0) (ZeroMinder/dki.c, line 1)`, `Spli()`, `Ftb_watch_yBnVAb_1_15_0()`, `vcsProcessDelta()`, `mhdlPreMainVcsMx()`, `scmem_call()`, `mhdl_Simulate()`, `mhdlPreMainVcsMx()`, `mhdlPreMainVcsMx()`, and `mhdlPreMainVcsMx()`.

n Problem

- | A number of signals exhibiting less desirable values

n Solution

- | Perform a “*backtrace*”
- | Displays a list of active drivers/loads at specified time
- | Trace back to the earliest unwanted signal transition or value
- | Identify signal responsible for the erring behavior
- | Reapply procedure, and eventually locate source of misbehavior

n Displaying Drivers/Loads

- | In any DVE analysis window highlight or select a signal
- | Then simply click either the  driver or  load icon
- | Or in a Wave or list window double click on signal
- | Then use next  and previous  instances icons

Previous instance

```


#0 $ZeroMinder(hour_sig, min_sig, sec_sig);
    5'h00    6'h01    6'h3c
end
else
begin
    hour_sig = hour_meter;
    5'h00    5'h00
    min_sig = min_meter;
    6'h01    6'h01
    sec_sig = sec_meter;
    6'h3c    6'h3c
end
    
```

Current instance

Name	Instance	Start	End	Delt	Reason	Fail	Success	Incompl	Attem
RESET_CHECKER	tb_watch.CHECKERS	8295	8300	5	(((hour == 5'b0) && (min == 6'b0)) && (sec == 6'b0))	9	4015	0	4024
SEC_60_CHECKER	tb_watch.CHECKERS	9390	9400	10	(sec == 6'b0)	2	2010	0	2012

Drives/Loads Pane

Signals/Drivers/Loads	Time	Value	Line/File
Sim.tb_watch.WATCH.WATCHBLK.CORE.DISPLAY.sec_sig	9400	6'h3c	
Sim.tb_watch.WATCH.WATCHBLK.CORE.DISPLAY			67 watch
Sim.tb_watch.WATCH.WATCHBLK.CORE.DISPLAY.DISPLAY_display			78 watch
Sim.tb_watch.WATCH.WATCHBLK.CORE.DISPLAY.DISPLAY_display			91 watch
Sim.tb_watch.WATCH.WATCHBLK.CORE.DISPLAY.DISPLAY_display			99 watch
Sim.tb_watch.WATCH.WATCHBLK.CORE.DISPLAY.DISPLAY_display			102 watc
Sim.tb_watch.WATCH.WATCHBLK.CORE.DISPLAY.DISPLAY_display			108 watc
Sim.tb_watch.WATCH.WATCHBLK.CORE.DISPLAY.DISPLAY_display			118 watc



DVE - TopLevel.2 - [Schematic.1 tb_watch.hour]

File Edit View Simulator Signal Scope Trace Window Help

30275 x 1ps

Trace -> Follow Signal

Cell:
tb_watch.WATCH.WATCHBLK.CORE.DISPLAY.*p1@71 (*t23)

Double click on pin to expand path

Hierarchy crossings

Hierarchy Crossing Up:
tb_watch.WATCH.WATCHBLK.CORE.min

Net:
tb_watch.sec

tooltips

Example of a path view


tb_watch.hour

Ready 1 tb_watch.WATCH.WATCHBLK.CORE.min N/A N/A



45 min

Locating sources of error in Verilog code using DVE in Post-Processing mode



DAY
1

Unit	Topic	Lab
1	VCS Simulation Basics	
2	VCS Debugging Basics	
3	Debugging with DVE	
4	Post-Processing with VCD+ Files	

- n Embed VCD+ system tasks in source code**
- n Compile and run simulation to generate VCD+ file**
- n Invoke DVE in post-processing mode**
- n Read VCD+ file into debugger memory**
- n Debug**

n **Simulation speed**

- ┆ Simulation speed depends on data dump commands
- ┆ Debugging speed is fastest

n **Signal visibility**

- ┆ User specified

n **Signal tractability**

- ┆ Signal traced via waveform, schematic or source

n **Usability**

- ┆ Graphical interface is the most user friendly
- ┆ Can be used at all levels of complexity

- n Use post-processing mode when:**
 - | Debugging a mature design
 - | Simulation analysis needed by multiple engineers
 - | Run simulation in script

- n Multiple users can debug in parallel**
 - | The VCD+ file, once generated, can be read by multiple users to debug different problems in parallel

- n **Binary simulation history files**
 - | Similar to VCD (Verilog Change Dump) ASCII files
 - | Stores transition times, values of nets and registers and design hierarchy

- n **Differs from VCD files in the following ways:**
 - | Compressed binary format requires less disk space
 - | Compressed binary format loads faster
 - | Supports recording of order of source code execution
 - | Built-in VCD+ system tasks provided for controlling contents of VCD+ file and size

- n **DVE only process VCD+ files**
 - | VCD files can be converted into VCD+ files

- | Modifying the Verilog source code to include VCD+ file dump system task call \$vcdpluson
- | Compiling the Verilog source code with VCS
- | Generating VCD+ file by executing the simulation binary created by VCS
- | Invoking DVE in post-processing mode
- | Reading VCD+ dump file in DVE
- | Examine simulation results in Waveform window, Schematic window and Assertion window to locate error in source code displayed on Source window

- n **VCD+ system tasks may be inserted in source files or entered at the simulation interactive prompt**
- n `$vcdpluson(level_number,module_instance,...|net_or_reg,...)`
 - Start recording nets and registers (require `-debug` compile switch):**
 - | *level_numbers*
 - specifies levels of hierarchy to record**
 - 0 - **record the entire hierarchy of specified module**
 - 1 - **record the top-level hierarchy of specified module**
 - n - **record through n-levels of hierarchy of specified module**
 - | *module_instance*
 - specifies module to record**
 - | *net_or_reg*
 - specifies individual net or register to record**
 - | *Omitting all arguments records all nets and registers of entire design*
- n `$vcdplusoff (module_instance,...|net_or_reg,...)`

Stops recording in a module instance or individual net or register

n `$vcdplusautoflushon`

Instructs VCS to write results from simulation memory to VCD+ file whenever there is an interrupt such as \$stop system task or a ucli stop command or a DVE Stop button activation

n `$vcdplusautoflushoff`

Turns off automatic flushing of data on an interrupt

n `$vcdplusflush`

Instructs VCS to write results from memory to VCD+ file

n \$vcdplusdeltacycleon

Turns on delta cycle recording for post-processing

n \$vcdplusdeltacycleoff

Turns off delta cycle recording

n \$vcdplusglitchon

Turns on zero delay glitches for post-processing

n \$vcdplusglitchoff

Turns off zero delay glitches recording

n Sample Verilog source code

```
module adder_testbench;
reg      test_cin;
wire     adder_cout;
reg [3:0] test_a, test_b;
wire [3:0] adder_sum;
reg [15:0] addr, stimulus, ref_result;
reg [15:0] testmem [0:1023];

adder u1(test_a, test_b, test_cin, adder_cout, adder_sum);

initial
begin
    $vcdpluson;
    $vcdplusdeltacycleon;
    $vcdplusglitchon;
    $readmemb("adder_ref.vec", testmem);
    for (addr=0; addr <= 16'h03ff; addr=addr+2)
        begin
            #100 stimulus = testmem[addr];
            test_cin = stimulus[8];
            test_a = stimulus[7:4];
            test_b = stimulus[3:0];
        end
    #100 $display("\n----- Simulation Completed Without Error -----\n");
end
```

```
>vcs files vcdplus_switches Other_switches
```

n *files*

- | Source files (including Verilog, C/C++ PLI) as defined in Unit 1

n *vcdplus_switches*

- | Instructs VCS compiler to recognize VCD+ system tasks
- | Controls VCD+ file generation

n *other_switches*

- | Compile-time options (e.g. -Mupdate, -R, etc...)

n Sample VCD+ file compilation command:

```
Ø vcs source.v -debug_all
```

n Sample command for invoking DVE in post-processing mode:

```
> dve -vpd vcdplus.vpd
```

<code>-debug</code>	Required compile-time option
<code>+vpdfile+filename</code>	Specifies writing to an alternative VCD+ filename rather than the default <code>vcdplus.vpd</code>
<code>+vpdupdate</code>	Allows simultaneous writing and reading of the VCD+ file
<code>+vpdbufsize+MB</code>	Specifies the size of temporary buffer to store VCD+ values before writing to disk (<i>default is 5MB or room for 15 value changes</i>)
<code>+vpdfilesize+MB</code>	Specifies maximum size of VCD+ file (<i>when limit is reached, new event replaces oldest</i>)

n Use target based dumping:

l Capture time slices

u Use \$vcdpluson in conjunction with \$vcdplusoff and #delay

```
module source;
  moduleA u1 (a,b,c);
  moduleB u2 (d,e,f,g);
  moduleC u3 (siga,sigb,sigc);
  ....
  // save all signal data in module u1 from time 100 to 300,
  // save all the variables in module u2 along with 5 levels
  // of hierarchy from time 200 to 500, save two variables
  // in module u3 starting at 600
  fork
    #100 $vcdpluson(source.u1);
    #200 $vcdpluson(5,source.u2);
    #300 $vcdplusoff(source.u1);
    #500 $vcdplusoff(5,source.u2);
    #600 $vcdpluson(source.u3.siga,source.u3.sigb);
  join
  ....
```

u stop and resume recording anytime during simulation

l Start by dumping only the first few levels and work down until the problem is isolated

- n Avoid recording Verilog statements execution**
- n Selectively dump only small modules**
- n Use +vcdbufsize+nn to control memory buffer size**
 - | rule-of-thumb 1M for every 5K gates
 - | bigger the buffer the faster simulation runs

- n **Use compiler directives ``ifdef` and ``endif`**

```
`ifdef dumpme
  $vcdpluson();
`endif
```

- n **Dumping controlled by compile time switch `+define+dumpme`**

- n **It is not recommended to use `$test$plusargs`**

Example:

```
initial begin:enable_dumping
  if ($test$plusargs("dumpall")) $vcdpluson();
  else if ($test$plusargs("dump+moduleA"))
    $vcdpluson(1,moduleA);
end
```

- i Even if dumping is disabled at run-time, the fact that `$vcdpluson` is enable at compile time means slower simulation

DAY
2

Unit	Topic	Lab
5	Debugging Simulation Mismatches	
6	Fast RTL Level Verification	
7	Fast Gate Level Verification	
8	Code Coverage	

After completing this unit, you should be able to:

- n Use +race utility to locate race condition code**
- n Use \$vcdplusdeltacycleon to locate race condition code**
- n Use vcdiff & vcat to locate race condition code**

n Functional simulation mismatches:

- | Different simulator vendors
 - └ Race condition in source code
 - └ Vendor implementation
- | Different version of simulator from same vendor
 - └ Race condition in source code

n RTL-Gate mismatches:

- | Same simulator
 - └ Race condition in source code
 - └ Poor coding style

- n The most common causes of simulation mismatches are *race conditions***
- n A race condition is a coding style for which there could be several correct results; i.e. the code is ambiguous**
- n All race conditions are some variation of using (read) or setting (write) a data value at the same time it is changing**
- n Race conditions may result in logic that behaves unexpectedly, and should be fixed before synthesis**

Organization of events in Verilog simulation time step:

n Current time step:

- | Slot 1:
 - u Evaluate right-hand side of non-blocking assignments
 - u Evaluate right-hand side of & change left-hand side of blocking assignments
 - u Evaluate right-hand side of & change left-hand side of continuous assignments
 - u Evaluate inputs and change outputs of primitives
 - u Print output from \$display and \$write
 - u Call PLI calltf routines for system tasks and system functions
 - u Note: All actions in Slot 1 are intermixed in any order!!!
- | Slot 2:
 - u Call misc tf routines which were scheduled using tf_synchronize()
- | Slot 3:
 - u Change left-hand side of non-blocking assignments evaluated in Slot 1
- | Slot 4:
 - u print output from \$monitor and \$strobe
 - u Call misc tf routines which were scheduled using tf_rosynchronize()

n Next time step

n Race: Using and setting a value at the same time

```
module race;
    reg a;
    initial begin
        a = 0;
        #10 a = 1;
    end

    initial begin
        #10 if (a) $display("May not print");
    end
endmodule
```

There is no guaranteed ordering of the two initial blocks, so the \$display may never execute

n Race: Using and setting a value at the same time

```
module race;
    reg a;
    initial begin
        a = 0;
        #10 a = 1;
    end

    initial begin
        #11 if (a) $display("Will print");
    end
endmodule
```

4 Solution: Delay the if statement to another time-step

- n **Race: Setting a signal with different values at the same time**

```
module race;
    reg a;
    initial #10 a = 0;
    initial #10 a = 1;
    initial
        #20 if (a) $display("May not print");
endmodule
```

A race occurs at time 10 because there is no guaranteed ordering between the two initial blocks

- n **Race: Setting a signal with different values at the same time**

```
module race;
    reg a;
    initial #10 a = 0;
    initial #11 a = 1;
    initial
        #20 if (a) $display("Will print");
endmodule
```

4 Solution: Stagger the assignments to reg a by adding delay

n Continuous Assignment Evaluation

```
assign p = q;  
always @(posedge clk)  
begin  
    q = 0;  
    if (p) $display("May not display");  
end
```

Continuous assignments with zero delays may propagate earlier than in V-XL, and hence \$display may not print

n Continuous Assignment Evaluation

```
assign p = q;  
always @(posedge clk)  
begin  
    q <= 0;  
    if (p) $display("Will display");  
end
```

**4 Solution: Use a non-blocking assignment to q.
p will be updated in the next time-step**

n Time Zero Races

```
initial begin
    reset = 0;
    clock = 0;
    forever #50 clock=~clock;
end
always @(negedge reset)
    $display("May or may not display at time
zero");
```

*Transition of reset to 0 may happen before or after event trigger
(always @(negedge reset))*

n Time Zero Races

```
initial begin
    reset = 1;
    #10 reset = 0;
    clock = 0;
    forever #50 clock=~clock;
end
always @(negedge reset)
    $display("Will not display at time zero");
```

4Solution 1: Delay the negedge to after time 0.

4Solution 2: Initialize reset to 1 to ensure no x→0 transition.

- n The *+alwaystrigger* (5.1 and later, *+vcs+arm* in 5.0) compile-time switch resolves some time-zero races
- n Ensures that *always* blocks with an initialized signal in its event control list are triggered at time zero
- n *+alwaystrigger* became default compile option after vcs 5.2


```
Module top;  
    reg rst;  
    wire val;  
    bot b1(rst,val);  
    initial rst=1'b1;  
endmodule  
module bot(rst, val);  
    input rst;  
    output val;  
    reg val;  
    always @(rst);  
        val=1'b1;  
endmodule
```

Without *+alwaystrigger*, the *initial* block races with the *always* block. Output signal *bot.val* may be x or 1 at time zero.


With *+alwaystrigger*, the *always* block is triggered at time zero, because *rst* is initialized. *Bot.val == 1*

Flip-Flop Race: Read-Write

5-15



```
module dff(q, d, clk);  
  output q;  
  reg q;  
  input d, clk;  
  always @ (posedge clk)  
    q1 = d;  
  always @ (posedge clk)  
    q = q1;  
endmodule
```



```
module dff(q, d, clk);  
  output q;  
  reg q;  
  input d, clk;  
  always @ (posedge clk)  
    q1 <= d;  
  always @ (posedge clk)  
    q <= q1;  
endmodule
```

4 Solution: Use Non Blocking Assignment

- n Synchronous blocks drive only with Non-Blocking Assignments**
- n Combinatorial and initial blocks drive only with Blocking Assignments**
- n Don't drive regs from multiple blocks**
- n Be careful with the interaction of continuous assignments and procedural blocks**

- n **Use Delta Cycle Display feature in DVE to view event ordering in waveforms**
- n **Use VCS provides race condition checker:**
 - | Enabled with compile switch `+race`
 - | Produces report file `race.out` that shows most races
- n **Back-track from visible mismatch to the origin:**
 - | Use `$dumpvars` to dump VCD files
 - | Use `vcdiff` to show differences in simulation
 - | Use `vcat` to display VCD file values in readable format

- n **A dynamic tool sitting on top of VCS event-scheduler and “observes” events on variables**

- n **Enabled with:**
 - | `+race` for entire design

 - | `+raced` for part of design enclosed in ``race` and ``endrace`

- n **Outputs `race.out` file with reports on races exposed by simulation run**

```
// File test.v
module test;
reg a;
initial a=1; // write at time 0
initial $display(a); // read at time 0
endmodule
```

```
% vcs -R +race test.v
```

```
...
```

```
...
```

```
0 "a": read test (test.v: 5) && write test (test.v: 4)
```

- n Use post-processing perl scripts to prune the verbose `race.out` output:**

- l PostRace.pl
- l In `$VCS_HOME/bin` directory

- n Options in the PostRace.pl:**

- l `-hier <hierarchy-name>` (ex: `-hier top`)
- l `-sig <sig-name>` (ex: `-sig databus1`)
- l `-minmax <min> <max>` (ex: `-minmax 12 16`)
- l `-nozero` (ex: `-nozero`)
- l `-uniq` (ex: `-uniq`)

- n Modifying the PostRace.pl Script:**

- l The first line of the PostRace.pl Perl script is as follows:
 - u `#!/usr/local/bin/perl`

- n **Some races will not be found by `+race`**
- n **Use `$dumpvars` to generate VCD dump files from the two simulator runs:**
 - l VCD file shows all signal changes in the simulation
 - l VCS comes with two utilities to examine a VCD file.
 - l Located in VCS install dir: `$VCS_HOME/<arch>/util/`
- n **Use `vcat` to filter the contents of a VCD file**
- n **Use `vcdiff` to compare two VCD files**
- n **Add `$display` or `$monitor` can provide additional help to show important signals**

vcat dump1.vcd -scope top.dut.moda

dump1.vcd: scopes:8 signals:496 value-changes:23582

```
--- top.dut.moda.A ---
0 0
10 1
100 0
130 1
160 0
240 1
440 1
--- top.dut.moda.enable ---
0 0
240 1
600 0
--- top.cla_0. top.dut.moda.write_bus ---
0 001
```

vcat broken.vcd -scope top.dut.moda -raw

```
--- 0 --- top.dut.moda.A --- 0 ---
--- 0 --- top.dut.moda.enable --- 0 ---
--- 0 --- top.dut.moda .B --- 0 ---
--- 0 --- top.dut.moda.sel --- 1 ---
--- 0 --- top.dut.moda.H --- 10100 ---
--- 0 --- top.dut.moda.L --- 0 ---
--- 0 --- top.dut.moda.write_bus --- 001 ---
--- 0 --- top.dut.moda.z --- 1 ---
--- 0 --- top.dut.moda.data_bus --- 010000000 ---
--- 10 --- top.dut.moda.A --- 1 ---
--- 10 --- top.dut.moda.sel --- 1 ---
--- 10 --- top.dut.moda .B --- 1 ---
--- 10 --- top.dut.moda.H --- 11100 ---
--- 20 --- top.dut.moda.btmp --- 0 ---
--- 20 --- top.dut.moda.ctmp --- 0 ---
--- 20 --- top.dut.moda.write_bus --- 101 ---
--- 20 --- top.dut.moda.z --- 0 ---
--- 30 --- top.dut.moda.data_bus --- 011110000 ---
```

```
vcdiff dump1.vcd dump2.vcd
```

```
< dump1.vcd: scopes:58 signals:1294  
> dump2.vcd: scopes:58 signals:1294
```

```
--- top.dut.modb.a --- 112360 ---  
< 112360 0100100000000000000000001000  
---  
> 33120 0001000000000000000000000000
```

Previously
driven at
this time

```
--- top.dut.modb.dbus --- 112360 ---  
< 112360 010010000  
---  
> 33120 000100000
```


Time that a
difference
occurred

Current value
from dump1



30 min

Locating Verilog Race Conditions in Verilog code



Having completed this unit, can you:

- n Use +race utility to locate race condition code**
- n Use \$vcdplusdeltacycleon to locate race condition code**
- n Use vcdiff & vcat to locate race condition code**


DAY
2

Unit	Topic	Lab
5	Debugging Simulation Mismatches	
6	Fast RTL Level Verification	
7	Fast Gate Level Verification	
8	Code Coverage	

After completing this unit you should be able to:

- n Improve RTL simulation performance with good coding styles**
- n Improve RTL simulation performance by using the +rad compile time switch**

- n Good coding practices**
- n Good use of tool optimization features**
- n Good control in use of debugging switches**
- n Good control of need for re-compile**



n **Three major components in VCS to improve performance:**

n **Parser**

┆ Parser accelerate-able code to code generators

n **Event code generator**

┆ Accelerate random logic simulation

n **Cycle code generator**

┆ Accelerate sequential block simulation

n **Performance starts at the parser**

- n Use synthesizable subset of Verilog language**
 - | Give VCS better chance of performing code optimization

- n Raise your level of abstraction**
 - | Give simulator less work to do

- n Avoid inefficient constructs**
 - | Switch level primitives (trans) and bidirectional
 - | Strength modeling

- n Use small stimulus blocks**
 - | Avoid large initial blocks (<10,000 lines of code)
 - | Use file based stimulus (e.g. \$readmemh)

n Avoid these constructs in sequential logic:

- | repeat
- | wait
- | fork - join
- | assign - deassign
- | force - release
- | disable
- | case

n Gate-level constructs:

- | nmos, pmos, cmos, rnmos, rpmos, rcmos, pullup, pulldown, tranif0, tranif1, rtran, rtranif0 and rtranif1

n Unaccelerated data types:

- | time, realtime, real, named event, trireg net and integer array

n Cross module referencing:

- | Cross module reference is not optimized
- | Writing hierarchical XMRs is not a good idea

e.g. **top.x = y**

n +rad optimization:

- | Compile time switch
- | Attempts to optimize design by:
 - u Raising the level of abstraction
 - u Parsing code for fast event and cycle-based simulation
- | Often referred to as Radiant Technology

- n Performs semantically-preserved optimization for both RTL and Gate level simulation
- n Optimizes complex logic to simpler form through logic expression abstraction:

```
assign x[0] = (a==0);  
assign x[1] = (a==1);  
assign x[2] = (a==2);
```

```
assign x = (1 << a);
```
- n Performs global optimizations across hierarchy
- n Optimized results more “event efficient” leading to faster simulations
- n May change hierarchy and signal of a design

n Input Verilog

```
module up;
.....
Dff d0(in[0],out[0],clk);
Dff d1(in[1],out[1],clk);
..
Dff dn(in[n],out[n],clk);
.....
endmodule

module Dff(in,out,clk);
input in, clk;
output out;
reg out;
always @(posedge clk)
    out <= in;
endmodule
```

n Optimized Verilog

```
module up;
.....
Dff_veci_vec i1(in,out,clk)
.....
endmodule

module Dff_veci_vec(in,out,clk);
input clk;
input [n:0] in;
output [n:0] out;
reg [n:0] out;

always @(posedge clk)
    out <= in;
endmodule
```

n Ideal designs for +rad optimization:

- | No debug capabilities enabled
- | No timing checks or sdf back-annotation
- | Simulation times dominate the compile times

n Compile with +rad compile-time switch:

```
>vcs source.v +rad +optconfigfile+filename
```

- | +optconfigfile+filename (optional)
 - u **Localize scope of +rad optimizations**

```
module|instance|tree [(depth)]{identifier} {attribute};
```

I module

- └ Apply attribute to all instances of module named “identifier”

I instance

- └ Apply attribute to all instances of module named “identifier”

- └ Apply attribute to all module instances in path specified by “identifier”

- └ Apply attribute to individual signal specified by “identifier”

I tree

- └ Apply attribute to all instances of module named “identifier”

I depth

- └ Specifies number of lower level hierarchy to apply attribute

I attributes = noOpt, noPortOpt, RadLight, Opt, PortOpt

n Use Local Disk:

- | Avoid over-the-network disk space for code generation

n Minimize debug flags:

- | +acc Use PLI Table file with minimum ACC enabled
- | -debug Use only if doing interactive debugging
- | -l Use only if doing debugging
- | -debug_all Use only if doing line tracing during debug

- n **Determine simulation bottleneck**
 - | Key to improving simulation performance

- n **Use VCS +prof utility**
 - | Breaks simulation CPU time and memory consumption down by percentage for each module and Verilog construct

- n **Compile and simulation design with +prof**

```
>vcs -f my_design.f -R +prof
```

- n **VCS generates vcs.prof file with the following view on CPU time & memory based simulation profile report:**

- n **For CPU time**

- l Top level view
- l Module view
- l Instance view
- l Module to Construct mapping view
- l Top level construct view
- l Construct view across design

- n **For memory**

- l Top Level View
- l Module View

n Display CPU time used by:

- | PLI applications that executed along with VCS
- | VCS for writing VCD and VCD+ files
- | VCS for internal operation overhead
- | The constructs and statements in your design

```
=====
                                TOP LEVEL VIEW
=====
                                TYPE           Time           %Totaltime
-----
                                DPI             1024             0.06
                                PLI            39309            2.48
                                VCD              0              0.00
                                KERNEL        1544664          97.35
                                MODULES         0              0.00
                                PROGRAMS       1728            0.11
-----
```

n Display modules (all instances) using most CPU time

```
=====
                                MODULE VIEW
=====
Module(index)                %Totaltime    No of Instances    Definition
-----
fifo32X8tb                    (1)         20.30              1          fifo32X8tb.v:7.
fifo_mem                       (2)         12.90              2          fifo_mem.v:1.
fifo_cntrl                     (3)         10.57              1          fifo_cntrl.v:1.
ram16X8                        (4)          7.82              2          ram16X8.v:1.
fifo32X8                       (5)          5.92              1          fifo32X8.v:1.
-----
```

n Displays individual module instances using most CPU time

```
=====
                                INSTANCE VIEW
=====
Instance                                %Totaltime
-----
fifo32X8tb                               (1)          20.30
fifo32X8tb.fifo.mem_even                 (2)          10.57
fifo32X8tb.fifo.cntrl                    (3)          10.57
fifo32X8tb.fifo                           (5)           5.92
fifo32X8tb.fifo.mem_odd.ram              (4)           4.44
fifo32X8tb.fifo.mem_even.ram            (4)           3.38
fifo32X8tb.fifo.mem_odd                  (2)           2.33
-----
```

- n **Display memory for each type of construct in design**

```
=====
TOP-LEVEL CONSTRUCT VIEW
-----
Verilog Construct          %Totaltime
-----
Combinational              23.89
  Always                   13.32
  Task                     13.11
  Initial                   7.19
Timing Check               0.00
  Function                  0.00
  Module Path               0.00
  Port                      0.00
  Udp                       0.00
  Protected                 0.00
=====
```

n Displays CPU time used by Verilog construct

```
=====
MODULE TO CONSTRUCT MAPPING
=====
```

1. fifo32X8tb

Construct type	%Totaltime	%Moduletime	LineNo
Initial	7.19	35.42	fifo32X8tb.v : 29-36.
Task	6.55	32.29	fifo32X8tb.v : 83-114.
Task	4.02	19.79	fifo32X8tb.v : 50-76.

2. fifo_mem

Construct type	%Totaltime	%Moduletime	LineNo
Combinational	7.61	59.02	fifo_mem.v : 21, 23, 25.
Always	4.86	37.70	fifo_mem.v : 13-15.
Always	0.42	3.28	fifo_mem.v : 17-19.

- n This view shows you how much memory was used by:
 - | Any PLI or DPI application that executes along with VCS
 - | VCS for writing VCD and VPD files
 - | VCS for internal operations (known as the kernel) that can't be attributed to any part of your design.
 - | The Verilog modules in your design
 - | A SystemVerilog testbench program block, if used

```
=====
//          Simulation memory:          729588 bytes
=====

                                TOP LEVEL VIEW
=====
                                TYPE          Memory      %Totalmemory
-----
                                DPI            0            0.00
                                PLI           4721            0.65
                                VCD            0            0.00
                                KERNEL        716395           98.19
                                MODULES       8472            1.16
                                PROGRAMS      0            0.00
-----
```

- n The module view shows the amount of memory used, and the percentage of memory used, by each module definition.

```
=====
                                MODULE VIEW
=====
Module(index)           Memory    %Totalmemory No of Instances  Definition
-----
codectb                 (1)      8472         1.16           1           codectb.v:7.
-----
```


- n Use VCS profiler on a regular basis to catch potential simulation bottlenecks**

- n Resolving simulation bottlenecks:**
 - | Provides better simulation performance
 - | May expose real design issues



60 min

Improve simulation performance for an existing Verilog design



DAY
2


Unit	Topic	Lab
5	Debugging Simulation Mismatches	
6	Fast RTL Level Verification	
7	Fast Gate Level Verification	
8	Code Coverage	

After completing this unit you should be able to:

- n Verify the Verilog Gate-Level netlist matches the RTL-Level simulation using VCS**
- n Demonstrate the same Verilog Gate-Level netlist simulates faster with the +rad**
- n Compile, back-annotate SDF and verify functionality of an existing Verilog design**

Gate-Level Validation Flow

7-3



```
> vcs -f gate.f +rad +nospecify +notimingcheck +nocelldefinepli+2
```

n Use +rad

n +nospecify

- | Ignores specify blocks (allows +rad to work, since +rad does not optimize modules with specify blocks)

n +notimingcheck

- | Disables timing check system tasks

n +nocelldefinepli+[1|2]:

- | +1 disable dumping of internal information of a library element defined by `celldefine compiler directive
- | +2 also disables dumping of information in library or directory specified by -v or -y compile-time switch

- n **Synthesis:**

- l Preserve design hierarchy
 - u Flat designs simulate slower

- n **Compilation**


- l Limit excessive use of debug switches

- n **Debugging:**

- l Use post-processing debugging techniques
 - u Dump VCD+ files
 - u Limit amount of dump data
- l Use the race utilities to resolve race issues

- n **Gate-level timing simulation may be needed for:**
 - | Asynchronous logic
 - | ATPG vector verification
 - | Initialization conditions

- n **Timing information is embedded in SDF file:**
 - | Delays (module path, device, interconnect, port)
 - | Timing checks (setup, hold, setuphold, recovery, removal, recrem, skew, width, period, nochange)
 - | Timing constraints (pathconstraint, skewconstraint, periodconstraint, sum, diff)
 - | Timing environment (arrival, departure, slack, waveform)



Compiled back-annotation

n Insert `$sdf_annotate` in Verilog code

```
$sdf_annotate("sdf_file" [,module_instance]  
[, "sdf_configfile"] [, "sdf_logfile"] [, "mtm_spec"]  
[, "scale_factors"] [, "scale_type"]);
```

n Compile:

```
> vcs dut_gate.v -v sim_lib.v
```

- l Requires vendor supplied Verilog simulation library

n SDF configuration file is not supported

Run-time back-annotation


- n **Insert** `$sdf_annotate` **in Verilog code**
- n **Create a PLI .tab file**
 - | Map `$sdf_annotate` to `sdf_annotate_call`
- n **Compile**

```
> vcs -R -P sdf.tab dut_gate.v -v sim_lib.v
```
- n **Use only if the following is true**
 - | Included `sdf_configfile` or `scale_type` in `$sdf_annotate` **task call**


Compiled SDF Versus Runtime SDF

7-10

Compiled SDF Flow



Run-time SDF Flow



- n **VCS will either parse ASCII SDF file or a precompiled version of the ASCII SDF file**
- n **Parsing of the precompiled SDF file is faster**
- n **Creating precompiled version of ASCII SDF file:**
 - | Use `+csdf+precompile` compile-time switch
 - | VCS creates a precompiled version of the SDF file by appending “_c” to the ASCII SDF file’s extension

Example:

VCS creates `dut.sdf_c` from `dut.sdf` file



- n **Once created, VCS will read the precompiled SDF file during compilation**
 - | No compile-time switch is required

- n **Selecting min/typ/max for timing:**
 - I Compile-time switch:
 - u +mindelays
 - u +typdelays
 - u +maxdelays
 - I Or, run-time switch:
 - u Compile with +allmtm compile-time switch
 - u Specify delay at run time with run-time switch:
 - +mindelays
 - +typdelays
 - +maxdelays
 - u Can NOT be used with compile-time switch

- n **Two types of delay filtering: inertial or transport**
- n **Inertial delay:**
 - | Default VCS delay process
 - | Pulses shorter than device delay are filtered out
- n **Transport delay:**
 - | All pulses are propagated through (no filter)

Inertial delay VS Transport delay

7-14



With compile-time switches:

`u +transport_path_delays`

Turns on transport delay mode for path delays

`u +transport_int_delays`

Turns on transport delay mode for interconnects

n For module path delays:

- | `+pulse_e/number` (error limit in %)

- | `+pulse_r/number` (reject limit in %)

Example: `+pulse_e/70` and `+pulse_r/50`

- └ Rejects pulses less than 50% of the delay

- └ Outputs X for pulses less than 70% but greater than 50% of the delay and display an error message

n For INTERCONNECT delays:

- | `+pulse_int_e/number` (error limit in %)

- | `+pulse_int_r/number` (reject limit in %)

- | Same usage as shown in above example

- n Support for Negative Timing Checks**
- n Support for Multisource Interconnect Delays**
- n Support for on-event and on-detect pulse filtering**
- n Support for Delay Mode Selection**
- n Refer to VCS User Guide for more information**

- n **Use compiled SDF**
- n **Useful guideline**
 - | Limit excessive use of debug switches
 - | Preserve design hierarchy
 - | Use post-processing debugging techniques
 - | Use the race utilities to resolve any race issues
- n **Things to bear in mind**
 - | +rad is disabled for entire design when compiled SDF methodology is used



45 min

Run a Verilog gate-level simulation with and without timing

Verify gate-level netlist

Simulate without SDF

Repeat with SDF

DAY
2

Unit	Topic	Lab
5	Debugging Simulation Mismatches	
6	Fast RTL Level Verification	
7	Fast Gate Level Verification	
8	Code Coverage	

- n **Code Coverage answers questions such as...**
 - | Have all the lines of the RTL been stimulated?
 - | Have all the states of a FSM been exercised?
 - | Have all the conditions of an 'if' statement in the RTL simulated?
 - | Have all the blocks of a 'case' statement been exercised?

- n **Functional Coverage, which answers questions such as...**
 - l Have all possible combinations of instructions been verified on a processor ?
 - l Have all the 'corner-cases' been tested for a design ?
 - l Did an asynchronous interrupt occur when a cache miss was being handled by the processor ?

- n **Synopsys has other tools & methodologies to address Functional Coverage**

- n **Statement or line coverage**

- l Has the line been executed?

- n **Toggle coverage**

- l What type of switching activity is there?

- n **Conditional coverage**

- l Have various permutations of conditions been exercised?

- n **FSM coverage**

- l Have I reached all possible states?

- n **Path Coverage**

- l Did all paths in an initial or always block get executed?

n Traditional code coverage includes

I Line or Statement coverage

- u Least powerful but easiest to understand
- u Checks every assignment has been executed
- u Aim for **100%** before using more powerful coverage types

I Condition

- u Checks all combinations in complex branches
If (a==1) or (b==1) or (c==1)
- u Various formats available to identify values of multiple conditions
- u Start with **basic** (sensitized) condition coverage before applying advance condition coverage

- | Finite State Machine Coverage
 - └ Checks states and state transitions
 - └ Automatically identifies individual state machines, but not cross product states, communication between FSM's

- | Toggle Coverage
 - └ Ensures every node has transitioned from 0->1 and 1->0
 - └ Used mostly for gate level code coverage
 - └ Also used for system level connectivity testing

- n **Reports** : which **lines**, **statements**, and **blocks** for any instance/module of design were exercised during simulation
- n **Verilog** :
 - | procedural assignment statement
 - | system task
 - | case
 - | while
 - | if
 - | for
 - | continuous assignment statement
 - | initial block
 - | always block
 - | missing else
- n **Verilog: assignment statement** - which assignment statement causes a bit of a signal to toggle 0->1, 1->0 (Verilog only)

Verilog source code

```
always @(rst or enable)
begin
case (rst && enable)
0: if (cond1) cas = 1'b0;
1: if (cond2 || cond3) cas= 1'b1;
    else $display ( " No
condition true" ) ;
endcase
if (rst && enable) cas1 = cas;
else cas1 = 1'bz;
if (rst) cas2 = 1'b0;
end
```

Line coverage annotated data

```
17      always @(rst or enable)
18      begin
19      ==>    case (rst && enable)
20      ==>      0: if (cond1) cas = 1'b0;
20      ==>      if (cond1)
20.1    ==>        cas = 1'b0;
20.2    ==>      MISSING_ELSE
21      ==>      1:if(cond2 || cond3)cas =1'b1;
21      ==>      if (cond2 || cond3)
21.1    ==>        cas = 1'b1;
22      ==>        else $display ( "No ...");
22.1    ==>      MISSING_DEFAULT
23      endcase
```

Annotated files help to understand how VCS extracts constructs for different metrics (line, statement, block) and what constructs are covered by a given test

Line Coverage - Verilog Example (cont.) 8-9

Line coverage report file details

Line No	Coverage	Block Type
8	1	INITIAL
19	0	ALWAYS
20	0	CASEITEM
20.1	0	IF
20.2	0	MISSING_ELSE
21	0	CASEITEM
21.1	0	IF
22	0	ELSE
22.1	0	MISSING_DEFAULT
24	0	
24.1	0	IF
25	0	ELSE
26	0	
26.1	0	IF
26.2	0	MISSING_ELSE

//	Module Coverage Summary		
	TOTAL	COVERED	PERCENT
lines	8	1	12.50
statements	12	1	8.33
blocks	10	1	10.00
ALWAYS	1	0	0.00
CASEITEM	2	0	0.00
IF	4	0	0.00
ELSE	2	0	0.00
MISSING_ELSE	2	0	0.00
INITIAL	1	1	100.00
MISSING_DEFAULT	1	0	0.00

- n **Monitors values taken on by Boolean and bitwise expressions**
 - | Conditional expressions in conditional operator (?:)
 - | if statement
 - | Expressions in continuous assignment statement (assign c = a && b;)

Condition Coverage - Example 1

8-11

Verilog source code

```
always @(posedge clk)
  if (((a[3] && a[2]) && a[1]) && a[0])
  begin
    #1 $display("&& if triggered");
  end
```

Condition coverage report

LINE	39				
STATEMENT	if ((a[3] && a[2] && a[1] && a[0]))				
	-1--	-2--	-3--	-4--	
EXPRESSION	-1-	-2-	-3-	-4-	
	0	1	1	1	Not Covered
	1	0	1	1	Not Covered
	1	1	0	1	Not Covered
	1	1	1	0	Not Covered
	1	1	1	1	Not Covered

Condition Coverage - Example 2

8-12

Verilog source code

```
assign d = a1 || b | c;
```

Condition coverage report

```
LINE    33
STATEMENT  d = (a1 || (b | c))
           1-   ---2---
EXPRESSION -1-   -2-
           0     0 | Covered
           0     1 | Not Covered
           1     0 | Not Covered

LINE    33
STATEMENT  d = (a1 || (b | c))
           1     2
EXPRESSION -1-   -2-
           0     0 | Covered
           0     1 | Covered
           1     0 | Not Covered
```

cmView groups expressions to make considered sub-expressions smaller

Condition Coverage - Example 3

8-13

Verilog source code

```
assign g = (( f == 1) | ( e == 0)) ?  
           (a || b | c) : 0;
```

Condition coverage report

```
LINE 35  
STATEMENT g = (((f == 1'b1) | (e == 1'b0)) ? ((a  
           || (b | c))) : 0)  
           -----1-----  
EXPRESSION -1-  
           0 | Not Covered  
           1 | Covered  
  
LINE 35  
STATEMENT g = (((f == 1'b1) | (e == 1'b0)) ? ((a  
           || (b | c))) : 0)  
           -----1----- -----2-----  
EXPRESSION -1- -2-  
           0 0 | Not Covered  
           0 1 | Covered  
           1 0 | Not Covered
```

```
LINE 35  
STATEMENT g = (((f == 1'b1) | (e == 1'b0)) ? ((a  
           || (b | c))) : 0)  
           -----1-----  
EXPRESSION -1-  
           0 | Covered  
           1 | Covered  
  
LINE 35  
STATEMENT g = (((f == 1'b1) | (e == 1'b0)) ? ((a  
           || (b | c))) : 0)  
           -----1-----  
EXPRESSION -1-  
           0 | Not Covered  
           1 | Covered  
  
//-----1-----  
  
// Module Coverage Summary  
  
// PERCENT TOTAL COVERED  
// conditions 24 9  
// 37.50  
// logical 24 9  
// 37.50
```

- n Reports whether signals and signal bits had 0->1 and 1->0 transitions**
- n A signal is considered fully covered if and only if it toggled in both directions: 0->1 and 1->0**
 - i x->1 and x->0 transitions are not counted**

n Verilog

- | Registers
- | Wires
- | Memories (with the +memcbk compile-time option)

n VHDL - ports and signals of types

- | bit
- | bit_vector
- | std_logic
- | std_ulogic
- | std_logic_vector
- | std_ulogic_vector
- | signed
- | unsigned

Verilog source code

```
input clk, rst;
input [7:0] d;
reg [7:0] ff_out;

always @(posedge clk or posedge
rst)
    if (rst) ff_out <= 0;
    else    ff_out <= d;
```

Toggle coverage report (no cm_count)

```
//                                     Net Coverage
// Name                               Toggled  1->0  0->1
clk                                   Yes
rst                                   No      No    No
d[2:0]                                Yes
d[3]                                   No      No    Yes
d[7:4]                                No      No    No

//                                     Register Coverage
// Name                               Toggled  1->0  0->1
ff_out[2:0]                           Yes
ff_out[3]                              No      No    Yes
ff_out[7:4]                            No      No    No
```

Toggle Coverage - Example (cont.)

8-17

Verilog source code

```
input clk, rst;
input [7:0] d;
reg [7:0] ff_out;

always @(posedge clk or posedge rst)
    if (rst) ff_out <= 0;
    else    ff_out <= d;
```

Toggle coverage report (with cm_count)

```
//                                     Net Coverage
// Name                               Toggled  1->0    0->1    ToggleCount
clk                                   Yes      Yes     Yes     8
rst                                   No       No      No      -
d[0]                                  Yes      Yes     Yes     4
d[1]                                  Yes      Yes     Yes     2
d[2]                                  Yes      Yes     Yes     1
d[3]                                  No       No      Yes     -
d[4]                                  No       No      No      -
d[5]                                  No       No      No      -
d[6]                                  No       No      No      -
d[7]                                  No       No      No      -

//                                     Register Coverage
// Name                               Toggled  1->0    0->1    ToggleCount
ff_out[0]                             Yes      Yes     Yes     3
ff_out[1]                             Yes      Yes     Yes     2
ff_out[2]                             Yes      Yes     Yes     1
ff_out[3]                             No       No      Yes     -
ff_out[4]                             No       No      No      -
ff_out[5]                             No       No      No      -
ff_out[6]                             No       No      No      -
ff_out[7]                             No       No      No      -
```

- n Recognizes some portion of sequential logic as an FSM and reports which **FSM states** and which **state transitions** (among all possible) were executed
- n FSM coverage can tell which parts of the design are implemented as FSMs and gives specific information, which other kinds of coverage do not provide, on all possible **sequences of state transitions**

Verilog source code

```
parameter idle = 2'b00,
           first = 2'b01,
           second = 2'b10,
           third = 2'b11;

always @ (posedge clk or posedge rst)
if (rst) state= idle;
else state=next;

always @(in )
begin
  next = state; // by default hold case
(state)
  case (state)
  idle :  if (in) next = first;
  first :  if (in) next = second;
  second :  if (in) next = third;
  third :  if (in) next = idle;
  default: next = idle;
  endcase
end
```

FSM coverage report (no cm_count)

```
FSM      state
// state coverage results
        idle      | Covered
        first     | Covered
        second    | Covered
        third     | Covered
// state transition coverage results
        idle->first  | Covered
        first->idle  | Not Covered
        . . . . .
// sequence coverage results
        idle->first  | Covered
        first->idle  | Not Covered
        idle->first->second | Covered
        first->second->idle  | Not Covered
        first->second->third  | Covered
        third->idle->first->second | Covered
        idle->first->idle  | Not Covered Loop
        idle->first->second->third->idle | Covered Loop
        . . . . .
```

FSM Coverage - Example 1 (cont.)

8-20

Verilog source code

```
parameter idle = 2'b00,
           first = 2'b01,
           second = 2'b10,
           third = 2'b11;

always @ (posedge clk or posedge
rst)
if (rst) state= idle;
else     state=next;

always @(in )
begin
    next = state; // by default hold
case (state)
case (state)
idle :   if (in) next = first;
first :  if (in) next = second;
second : if (in) next = third;
third  : if (in) next = idle;
default: next = idle;
endcase
endcase
end
```

FSM coverage report (with cm_count)

```
FSM      state
// state coverage results
idle     | 2
first    | 2
second   | 2
third    | 2
// state transition coverage results
idle->first    | 2
first->idle    | 0
first->second  | 2
second->idle   | 0
second->third  | 2
third->idle    | 1
// sequence coverage results
idle->first    | Covered
first->second->third->idle | Covered
second->third->idle->first | Covered
third->idle->first->second | Covered
idle->first->idle | Not Covered Loop
//-----
//          Single FSM Coverage Summary
//          TOTAL      COVERED      PERCENT
States     4           4           100.00
Transitions 6           4           66.67
Sequences  25          16           64.00
```

- n **Tracks which paths in an initial or always block were executed**
 - l Checks consecutive branches through the RTL
 - l Branching statements can be “if” or “case” statements

```
module dev (out,clk,c1,c2,c3,c4,i1,i2);
input clk,c1,c2,c3,c4,i1,i2;
output out;
reg out,c,d,b;
always @(posedge clk)
begin
    out = 1'b0;
    if (c1)
    begin
        out = i1 && i1;
        if (c2)
            b = i1 || i2;
        end
    if (c3)
        c = ~i1;
    else
        c = ~i2;
    case (c4)
        1'b0 : d = 1'b0;
        1'b1 : d = 1'b1;
    endcase
end
endmodule
```

- n **Behavioral code**

- | Line
- | Condition
- | Path
- | FSM


- n **RTL code**

- | Line
- | Condition
- | Path
- | Toggle (not recommended)
- | FSM

- n **Gate-level code**

- | Toggle

- n **VCM functionality is tightly integrated into VCS**
- n **At compilation/elaboration time, it instruments the design for collection of coverage data and creates a coverage database**
- n **At simulation time, it collects coverage data and fills the coverage database**
 - l Usual simulation time overhead is no more than 20%-30%
 - l Toggle coverage is expensive, up to 3 times overhead
- n **At post-simulation time there are two modes:**
 - l Batch mode: to generate coverage report file and grade test cases
 - l GUI mode: to show and manipulate coverage data in graphical form



Excluding Lines, Source Files, and Module Instances from Coverage

8-25

n Use pragmas (meta-comments) in VHDL/Verilog source code

u Pragmas for Verilog:

//VCS coverage on

//VCS coverage off

u Pragmas for VHDL:

-- VCS coverage on

-- VCS coverage off

n Design Compiler pragmas act the same for coverage:

//synopsys translate_off

//synopsys translate_on

n Compile-time/report-time configuration file (-cm_hier <name_of_file>) allows inclusion/exclusion of any instance, module/entity, or sub-hierarchy

- n `%> vcs sourcefiles -cm <coverage_type> <other coverage options>`
- n **-cm <coverage_type> specifies the type of coverage to collect**
- n **The options are:**
 - | line Enables statement (line) coverage
 - | tgl Enables toggle coverage
 - | cond Enables condition coverage
 - | fsm Enables FSM coverage
 - | path Enables path coverage
- n **Any combination of coverage types can be enabled simultaneously**
 - | `-cm cond+tgl+line+fsm+path`

- n **Default location for coverage data:**
 - l `./simv.cm` directory - for Verilog and Verilog top designs
- n **Use `-cm_dir` to specify an alternate location and/or name of the coverage database**
- n **Renaming `simv` with `-o (-exe)` will also rename `simv.cm`**
- n **Compiling with**

```
%> vcs sourcefiles -o mysimv -cm line
```

- n **Will create a `mysimv.cm` coverage directory**
- n **`-cm_dir` option takes precedence over `-o (-exe)`**

- n **-cm_cond <arguments>** - different features of condition coverage
- n **-cm_count** - enables counting how many times constructs were executed (for line, condition, toggle, and FSM coverage)
- n **-cm_noconst** - excludes constructs that cannot be covered because some operands are constants (not supported across module boundaries)
- n **-cm_fsmcfg** - specifies FSM coverage configuration file
- n **-cm_hier** - configuration file, which includes/excludes parts of design for different kinds of coverage

Important note: do not use +rad option; it will change coverage results

```
%> simv -cm <coverage_type> <other coverage options>
```


- n **Simulation-Time Coverage Options**

- n **-cm_name filename - specifies the name of the intermediate data files (highly recommended)**

- n **-cm_glitch period - specifies a glitch period during which VCS does not monitor for coverage caused by value changes (recommended to use with period = 0)**

- n **-cm_dir directory_path_name - specifies an alternative name and location for the coverage database**

- n **-cm_log filename - specifies a log file for monitoring for coverage during simulation**



Report Files for Each Type of Coverage 8-31

- n **cmView.short_I** - A short report file containing only sections for instances in which all coverable objects were not covered. In these sections are only listed the uncovered objects. The report ends with summary information.
- n **cmView.short_Id** - Another short report file, for module definitions instead of module instances
- n **cmView.hier_I** - coverage of sub-hierarchies in the design
- n **cmView.mod_I** - coverage of instances in the design
- n **cmView.mod_Id** - coverage of each module in the design (summary of all module instances)
- n **cmView.long_I** - detailed coverage of each instance in the design
- n **cmView.long_Id** - detailed coverage of each module in the design

Note: file names shown are for line coverage

- n **-cm_tests <file_name>** - defines names of tests cmView reads
- n **-cm_nocasedef** - excludes default choice of case statement from coverage
- n **-cm_autograde** - generates report file with absolute and relative coverage estimation of each test
- n **-cm_hier** - configuration file, which includes/excludes parts of design for different kinds of coverage
- n **-cm_name** - specifies the name of report files (instead of default cmView)
- usually defines test case name for coverage database
- n **-cm_report** - to change the position of summary in report files, ascending or descending order of covered instances
- n **-cm_verbose** - reports coverage summary in terms of tests and type of coverage

- n **To get the total coverage for the design:**
 - l Merge different test-case results for the same design (possibly with different test environments)
 - l Import module/block-level coverage results to the chip-level design

- n **Methods to Merge Coverage Results**
 - l Method 1: Build the simv executable once, then simulate several times sequentially using the same testbench but different inputs
 - l Method 2: Build several simv executables and simulate sequentially or in parallel

Build the `simv` executable once, then simulate three times sequentially using the same testbench but different inputs

```
set COV =( line+cond+tgl+path+fsm )  
  
#compilation for Coverage  
vcs tst.v -cm $COV  
  
#simulation of all test cases  
simv -cm $COV +TEST1 -cm_name TEST1  
simv -cm $COV +TEST2 -cm_name TEST2  
simv -cm $COV +TEST3 -cm_name TEST3  
  
# merging Coverage for all test cases, and generation of report files  
vcs -cm_pp -cm $COV -cm_nocasedef -cm_name TOTAL
```

- n **Determines how much each test case contributes uniquely to the total coverage**
- n **Autograding is coverage-type dependent**
 - l For example, a particular test case can be valuable for line coverage, but not for toggle or other types of coverage
- n **Implemented for line, condition, toggle, and FSM coverage**
- n **cmView can generate an autograding report for one type of coverage per run**
- n **Autograding report provides the list of all test cases and their metrics:**
 - l Covered - coverage for given test
 - l Accumulated - coverage summary of given test and previous ones
 - l Difference - additional coverage of given test over the previous accumulated +additional coverage of previous accumulated and missed in given test
 - l Incremental - additional coverage of given test over the previous test

Commands:

```
vcs -cm_pp -b -cm line -cm_autograding 100  
vcs -cm_pp -b -cm cond -cm_autograding 100
```

Line coverage

Test No.	Incremental	Difference	Covered	Accumulated	Test Name
0	82.35	82.35	82.35	82.35	TEST1
1	11.76	55.88	50.00	94.12	TEST2
2	5.88	70.59	35.29	100.00	TEST3

Conditional coverage

Test No.	Incremental	Difference	Covered	Accumulated	Test Name
0	66.67	66.67	66.67	66.67	TEST1
1	16.67	83.33	16.67	83.33	TEST2
2	0.00	66.67	16.67	83.33	TEST3

- n **Integration with VCS**
- n **Supports line, condition, toggle, FSM and Path**
- n **Graphical and text based results**
- n **Automatic and/or custom coverage**
 - l **Now extended with Tcl**
- n **Merge coverage for a design using different tests**
- n **Autograding helps create more efficient testbenches**



30 min

