**SYNOPSYS**<sup>®</sup>

# Verification with VCS Workshop

Synopsys Education and Training Services © 2006 Synopsys, Inc. All Rights Reserved

Synopsys Ver. 1.0

## n https://solvnet.synopsys.com/EnterACall

- **n** Send e-mails: <u>prchelp@synopsys.com</u>
- n Make a call: 800-820-0284

i-2

## What is Your SolvNet ID?



# If you do not have a SolvNet ID, please speak with the instructor.

**i-3** 

- **n** Instructor Introduction
- n Student Guide
- n Lab Guide



- **n** Understanding of digital IC design
- **n** Familiarity with UNIX and X-Windows
- **n** Familiarity with a UNIX-based text editor
- **n** Familiarity with Verilog

- n Digital ASIC design engineers
- **n** Digital ASIC verification engineers
- **n** Limited VCS debugging experience



#### Acquire the skills to verify and debug Verilog

designs using Synopsys VCS



By the end of this workshop you should be able to:

- **n** Simulate Verilog designs using VCS
- **n** Debug Verilog designs using VCS
- n Run fast RTL-level regression tests for your Verilog design
- n Run fast gate-level regression tests for your Verilog design
- n Acquire the skills and knowledge to successfully implement coverage driven verification methodology using Synopsys tools

**i-8** 





- **n** What is your name?
- n What is your job?
- **n** What is your background/work experience?
- n What do you want to get out of this workshop?



i-12



After completing this unit, you should be able to:

- **n** Compile a Verilog design using VCS
- **n** Simulate the Verilog design





- ı <u>Verilog</u> <u>Compiled</u> <u>Simulator</u>
- I Digital functional simulator



#### n Complies with IEEE-1364

I Including PLI 1.0/VPI (PLI 2.0) (Programming Language Interface)

# n Supports simulation at multiple abstraction levels

- I Behavioral
- ı RTL
- I Gate (with SDF support)
- ı Sign-off

# How VCS Works

nAccepts design descriptions in Verilog, C/C++ PLI and models

nTwo step simulation process:

- I Step 1: Compile
- ı Step 2: Run

Depending upon platform, VCS first generates C code from the Verilog source, then it compiles and links the object files to the simulation engine to create an executable.



#### > vcs sources\_files [compile\_time\_options]

- **n** sources\_files
  - I All Verilog source files of the Design Under Test (DUT)
  - I Separated multiple source files by spaces
  - I Top module should contain testbench for the DUT
- n compile\_time\_options (optional)
  - I Controls how VCS compiles the source files
  - Critical for optimization for visibility and performance
  - I Each unit of this workshop will describe how best to use these
     compile\_time\_options
- n Generates simulation binary executable simv
  (default)

vcs -help lists compile options, run-time options, environment variables

#### **Command line options (commonly used):**

-Mupdate	Incremental compilation (only changed files are compiled)
-R	Run after compilation
-gui	Starts the DVE gui at runtime.
-l <filename></filename>	set log file name
-sverilog	Enable SystemVerilog language support
+v2k	Compile with support for Verilog 2001 extensions

#### **n** Compile-time options to access Verilog library files

-v lib_file	Search for unresolved module references in file <i>lib_file</i>
-y lib_dir	Search for unresolved module references in files residing
	in directory lib_dir

- +libext+lib\_ext Use file extension lib\_ext when searching for files in library directory lib\_dir
- +incdir+inc\_dir Search inc\_dir directory for `include files

### **n** Access Verilog files and options via a file

-f file File containing a list of absolute pathnames for the sources\_files and a subset of VCS options

### **n** User selected simulation binary name

-o foo Creates executable foo instead of simv

## Faster compilation by compiling only the modules you have changed

If you made a change to module mem in mem.v, then VCS compiles only the module mem. The cpu module object code is used from a previous compilation and linked with the new mem object code in the creation of the executable.



## Creates a makefile that is built and maintained by vcs:

#### Example

vcs file1.v file2.v file3.v -Mupdate:

- Compiles Verilog source files, puts c files in directory called csrc
- Makefile created in csrc directory
- C compilation accomplished via makefile
- Object files linked to produce simv

Subsequent compilations will be incremental:

- Appropriate c files updated
- Makefile adjusted
- Incremental c compilation as appropriate
- Object files re-linked

Handy tip: The –Mupdate switch can be shortened to –M but this will make use of an existing makefile whereas –Mupdate generates a brand new makefile.

> simv [run\_time\_options]

- n run\_time\_options (optional)
  - I Controls how VCS executes the simulation binary

#### n Simulation results reported via

- Verilog system task calls
- I User defined PLI routines

#### n Stop simulation at time 0

-s Stops simulation at time 0

#### n \$plusargs() switches

+userswitch User defined run-time switch

#### n Compile-time option status

-E echo Displays compile-time options used for the creation of the current simv executable

#### n Log file control

-1 logfile Write output to logfile

1-11

# **Sample Simulation Run**



1-12

# n Useful switches for working with Synopsys support

- -ID Gets host machine information
- -Xman=4 Combines all source files into a single file "tokens.v" (Use for submitting test cases to Synopsys)

1-14

## **n** Instantiating DesignWare components in Verilog

I Format:

DWpart #(parameters) ul(.porta(a), .portb(b));

I DesignWare multiplier example:

DW02\_mult #(inst\_A\_width, inst\_B\_width)
ul(.A(inst\_A), .B(inst\_B),.TC(inst\_TC),.PRODUCT(inst\_PRODUCT));

## **n** Accessing DesignWare simulation library

-y \$SYNOPSYS/dw/sim\_ver +libext+.v+



1-15

- **n** Compile a Verilog design using VCS
- **n** Simulate the Verilog design



## Simulate a simple Verilog design





After completing this unit, you should be able to:

- n Describe three methods of debugging Verilog code using VCS
- n Invoke UCLI debugger
- **n** Debug Verilog designs using UCLI

### **n** Trace and locate causes of errors

### **n** Three general methods:

- ı Verilog System Task calls
- I VCS UCLI
- I VCS DVE

## **n** Four factors to consider:

- I Simulation speed
- I Signal visibility
- I Signal tractability
- ı Usability

#### n Simulation speed

ı Fast

## n Signal visibility

I Specified by the Verilog system task calls

## n Signal traceability

I Mainly pencil and paper

## n Usability

I Useful for quick visual feedback

 May require multiple iterations of inserting Verilog system task calls followed by compile and simulate 2-4

#### **n** Debug visibility:

- \$display Prints formatted message to console
- \$strobeLike \$display except printing is delayed until all eventsin the current time step have executed
- \$monitor Monitor signals listed and prints formatted message
  whenever one of the listed signals changes
- \$time Returns current simulation time as a 64-bit integer

### **n** Stopping simulation:

- \$stop Halts simulation like a breakpoint.
- \$finish Halts simulation and terminate the simulation session

#### **n** Simulation stimulus and reference:

\$readmemh Reads ASCII data from a disk file. Each digit is hexadecimal

\$readmemb Reads ASCII data from a disk file. Each digit is binary

# Embedding Verilog System Task Calls 2-6



### n Simulation speed

I Speed depends on the scale of visibility you specify

## n Signal visibility

I User specified

## n Signal traceability

- I User specified breakpoints
- I Some pen and paper

## n Usability

- I Supports scripting
- I UCLI is compatible with TCL 8.3 and any TCL command can be used with UCLI.

#### **n** Compile and invoke UCLI in one step

```
> vcs source.v -debug_debug_all -R -ucli
```

 $\ensuremath{\textbf{i}}$  -ulci invokes UCLI and stop simulation time at time 0

## **n** Compile and invoke UCLI in two steps

ı Compile

```
> vcs source.v -debug_debug_all
```

Invoke UCLI and stop simulation time at time 0

> simv -ucli
# UCLI Debugger Command Line Options 2-9

- n -debug
  - Enables command line debugging option. This flag does not enable line stepping.
- n -debug\_all
  - Enables command line debugging option including line stepping.
- n -ucli
  - Forces runtime to go into UCLI mode by default
- n -gui
  - Compile time option invokes the DVE gui when issued at runtime.

# UCLI Debugger Command Line Options 2-10

#### n -l *logFilename*

- Captures simulation output, such as user input UCLI commands and responses to UCLI commands.
- n -i inputFilename
  - Reads interactive UCLI commands from a file, then switches to reading from standard command line input.
- n -k *keyFilename* 
  - Writes interactive commands entered to inputFilename, which can be used by a later simv as -i inputFilename

Command	Purpose	Old VCS command (if any)
show	List scopes, objects and types	show vars
get	Get value in any radix	print
stop	Breakpoint w/ time, event, file/line/thread	break
change	Assign value	set
force	Hold value - can't override from design Clock Gen support	force
scope	Scope in design hierarchy	show scopes
run	Run the simulation	., continue

# **UCLI Commands**

Command	Purpose	Old VCS command (if any)
dump	Dump the objects - post- processing	\$vcdpluson
save	Save the current simulation state.	\$checkpoint
restore	Restore	\$restore
senv	Show environment settings in TcL	-
config	Change the base etc.	-
step	interactive line stepping	step
next	interactive line stepping	-

Command	Purpose	Old VCS command (if any)
listing	Displays source text	-
start	Start a new simulation	-
loads	Get loads (fan-out) across boundaries	-
drivers	Get drivers (fan-in) across the boundaries	-

#### n Changing scope:

scope [-up [level] | -active] [hierarchicalpath]

Show or set the current scope to the specified instance. With no arguments, the current scope is returned.

-active (Sets the scope to the active point within the tool)

-up (Climbs up the scope hierarchy one or n levels)

show -[scopes | ports | variables| signals]

#### **n** Read/write commands:

force [-deposit | -freeze | -drive ] path value
release path
memory -read|-write nid -file filename [-radix radix]
[-start start\_address] [-end end\_address]

shell> vcs -debug\_all driversget.v

```
Simv generation successfully completed shell> simv -ucli
```

```
ucli% scope
top
ucli% config -timebase 1ns
1ns
ucli% dump -add top.t1 -depth 2
VCD+ Writer Y-2006.06 Copyright 2005 Synopsys Inc.
1
ucli% stop -change top.t1.cnt
1
ucli% stop -absolute 3
2
ucli% step
driversget.v, 16 : ra = 0;
ucli% step
driversget.v, 17 : rb = 0;
```

## UCLI Example (cont)

```
ucli% listing
file ./driversget.v, line 17
12: wire wa, wb, wc, wd, we;
13:
14: initial
15: begin
16: ra = 0;
17:=> rb = 0;
18: rc = 0;
19: rd = 0;
20: re = 0;
21: rf = 0;
22: clk = 0;
ucli% run
Stop point #1 @ 00 ps; top.t1.cnt = 0
ucli% stop -disable 1
1
ucli% run
Stop point #2 @ 3000 ps;
ucli% stop -change rc
3
ucli% run
Stop point #3 @ 5000 ps; top.t1.rc = 0
ucli% run
Stop point #3 @ 10000 ps; top.t1.rc = 1
ucli% quit
VCSSimulationReport
Time: 10000 psCPU Time: 0.010 seconds; Data structure
size: 0.0MbWed Nov 3 08:13:36 2004
```

### If you suspect simulation is having problems

### **n** Determine whether or not time is advancing:

- I Halt simulation by hitting CTRL-C
- Check simulation time
- I Continue simulation by typing in "run" at UCLI prompt
- I Halt simulation again after a short period of time
- If simulation time has not changed, simulation may be caught in an infinite loop or waiting for a phantom trigger

### **n** Determine potential location of problem:

- I Re-compile with -debug\_all compile-time option
- I Halt simulation
- I Use UCLI command show to display variables
- I Trace code execution with UCLI command next

#### **n** Use Verilog system tasks to help isolate error

- Insert \$display statements in the area indicated by source code tracing
- I Display all variables associated with branching statements
- n Re-Compile and monitor \$display print out to determine the cause of the problem
- n Repeat procedure if necessary

### Example:

The following is caught in an infinite loop -



show that this loop never ends



### Debug a simple Verilog design using UCLI



# Agenda: Day 1







### n Learn to use basic features for debugging RTL

- I An introduction to the basic features
  - u Waveform debugging
  - u Source code debugging
  - u Listing features
  - **u** Assertions
  - u "C/C++" debugger
- I Analyzing design components
  - u memories, busses, gates



# **Documentation**

#### **n** User reference manual

\$VCS\_HOME/doc/UserGuide/dve\_ug.pdf

### n Release notes (DVE)

\$VCS\_HOME/gui/dve/doc/DVEReleaseNotes.txt

#### n Quick start example

- v \$VCS\_HOME/gui/dve/examples/tutorial/quickstart/quickStart.html
- I Help-> Tutorial (for Mixed HDL)

### **n** Example directory

\$VCS\_HOME/gui/dve/examples

#### n dve -help

I Gives information about the current DVE command line options

#### Design Debug Productivity

745 x 1ps 🛛 😅 🕮 🗍 X 🐃	#×   /	A	11日 - 11日	77-    ◆	+ An	y Edge 🔹		() () () () () () () () () () () () () (	
			4.你学生 电	1 16 14	3	2			
	37	noncess (rik nd cur	ment state)		- Ioutie	nate a spin			=12
		1>10 CLEAR	1		HIS	50 Str.	St NOT	OCS.	
and	38	begin				ALL NOT			
gales (gales) Mo - CLE Hill C	39	# folk month and old	- 15 then		_		H B	be and a set	
man (man) Mo	40	0->1 0->1	e e e e e e e e e e e e e e e e e e e			_	He and		
Development Mo	41	if (mode = Clear) 1	then			T	-		
ECHECKEHS ( Ma B-EHOLD(2 d)		X*2*X*3*			_	-+-		0tz	
COUNTDOWN. Nai In THOUR_ME	42	Seconde - ZEI	RO;		_	_	and rat	5tx 5t	x2 58x
SECONDS_C_ Nai HOURS	45	Minutes de 7EI	0.0		HOL	- St-	ainnand	St 1	NOT
Thes_0_0_0 Fur MIN_METE	0.000	0 0	(190)	- 10		nat and	-		
TIMES_UP_C NaiMINUTES	44	Hours -= ZERO	10	- 10					
WATCH (WAT., Mo	1/227	0 0	Tradition of the				Ha		
WATCHBLK . Ma	45	current_state <=	Clear1;		_		Hr		
CORE (CO. Mo BOONDE	46	else		_		11-	str. ani	252	
CLOCKC. Mo	47	0.70					Str. Ind		
<pre>€ \$\$ Start Nai</pre>	48	case current_sta	ate is		High	10 800	Str		
EDISPLA. Mo	0.2	CLEAR1			PI		_		
↓ PDISPL Nat	43	when Clear1	mit-		1.1		12		1 41
E 1 METERC. Ert	- 00	H (HODE = CO 8*2*2*4*	unity meri		0	87601	87511	BhZa	
-9_P0 ( Pro	51	Seconds ++	7;		3	ShT2	8765	RTun/T	
- 😤 _ P1 ( Pro		0			1 E	Sher	0 1800	dia.	
-92 [ Pro	52	current_stat	ie <= Counti;			mbd.	0 1960	0.89.3	
Pro Pro		CLEARI			9	0.040	0 1000	01995	
Etimer (tim., Mo	53	erse	to de Cloart		12	0 forx	0.000	0 1000	
自日CTLKUKU Mo		CLEAR1	in set tormating	-	15	670x	0 7000	01000	
L@CTL pet_Na	**	over nil nates reare	rt meters are stat 1.1	C Rearry	10	\$/pox	900f B	87000	-
		Color The Composition	and the second states in the	- NELLE	1b_v	retch.WAT	CH.WATCH_	ment memor	y 🔝 gates
Filter Time Range (0 - 20116)									
First Fail Ended First Fail Started	Detta	Instance	Assertion	Offen	ding	6			
9400 93	190	10 tb_watch CHECKI	ERS SEC_60_CHEC	KER (sec =	- 630)	1			
			The loss of the lo						

Docked windows inside workspace boundaries

n An Intuitive and Easy to use GUI

#### n Quickly Find Bugs

- I RTL or Gate
- I Assertions
- ı Testbench

#### n Supports

- Interactive
- I Post-simulation analysis

#### n Multiple Languages

- ı Verilog
- ı VHDL
- ı C/C++
- ı SystemC
- ı NTB

# **Both Interactive and Post-simulation**

### **n** Full Interactive and Post-simulation Analysis Support

### n Analyze value change data

- ı value and strength information
- ı delta cycle information
- annotated in Source, Schematic, Path or List views

#### **n** Analyze source execution

- I Available only in interactive analysis !
- Ability to select time and instances of interest !
- Line by line

### **n** Save and Restore simulation state

I Save current state then redisplay it

5

#### n Point at an object

- i signals, instances, ports, panes, and assertions.
- ı configure main toolbar

### n Click Right Mouse Button (RMB) down

- I menu appears with relevant options
- n Point to choice
- **n** Release button

# **Drag and Drop & Selection**

#### Drag and Drop

- Point at an object in a pane or window
   u instance, signal, assertion
- I Hold LMB down
- I Drag object to a new location
- Release button

#### **Selection**

- I Use LMB for a simple selection
- I Use LMB and Control key (to add or remove an item to selection)
- I Or Use LMB and Shift key (to group select)
- I Press LMB and drag to select a group of objects

### **n** Starting from compilation

%vcs source.v -R -gui -debug\_all

ı-R

u Starts DVE immediately after compilation (optional)

ı -gui

u Enables DVE

-debug or -debug\_all

u -debug enable command line debugging (no line stepping)

- u -debug \_all enables command line debug including line tracing (optional)
- ı -ucli

u Forces runtime to go into UCLI debugger mode (optional)

### **n** With existing simulation executable

```
%simv -gui
```

-gui

u Starts DVE from existing simulation executable (default is simv)



### n Launch DVE GUI

% dve &

### n Open Database (vcd,vpd)

I click the Open Database icon icon

Look <u>i</u> n: Sieast	Open 3/jgirard/DVE/sva_la	Data abs/Lab	ibase s/5_Lab/  <mark>.</mark> ∽	] 🗕 🗈		Detailed
Name	Size	Type	Date	A	Attributes	
simv.daidir simv.vdb solutions inter.vpd verilog.dump	52120 10780424 1494466668	Dir Dir Dir Dir File File	02/09/06 1 02/09/06 1 02/09/06 1 05/31/05 1 02/09/06 1 02/09/06 1 02/09/06 1	4:54:33R 4:54:32R 5:02:10R 3:03:11R 4:53:36R 5:02:11R 5:02:11R	ead-write ead-write ead-write ead-write ead-write ead-write	<u>Note</u> : dve -vpd <filename> brings up dve with file already loaded</filename>
File <u>n</u> ame:	vcdplus.vpd				<u>O</u> pen	
File <u>t</u> ype: <u>D</u> esignator: Time <u>r</u> ange from:	Database Files (* V1	vpd;*.v	cd;*.dump) 63600	• x 10ps	Cancel	Optional: Select time slice

#### n DVE pop-level window

- I Frame for displaying current data objects
- Can contain other windows and panes
   u Source, Schematic, Path, Wave, List, Memory

### **n** Opening new-top level window

Click the corresponding window icon to remove target symbol (red circle)

2 2 2 2 2

I Window-> New-> Source

u New objects will be displayed in new window

#### **n** Simulation Execution

- I Click the continue icon ↓ to "start/continue" button
- I Click the stop icon 🛑 to stop
- I Enter a ucli command
  - u ucli% run (run until break point)
  - u ucli% run 100 (run for 100 time units)
  - u ucli% **run 100ms** (run for 100 ms)
  - u ucli% run -posedge wb\_ack\_i (run until positive of wb\_ack\_i)
- Use simulator controls to set a simulation break point and run VCS



#### **n** Simulation controls

- I Click step icon to simulate next executable line
- I Click next icon **to** step over tasks and functions
- I Click restart icon 💿 to reset simulation to time zero
- ucli commands
   u ucli% step
   u ucli% next
   u ucli% restart

#### **n** Toolbar menu: <u>*Edit ->* Search for Signals</u>/Instances

Viewing objects Т u Select objects u right click to activate CS u Select window type -e.g. Wave Filter results 🖊 🕞 Input 🔽 🗝 Output 🔽 🗢 Inout 🗹 🚹 Assertion 🔽 -≻ Buffer 🔽 👁 Linkage 🔽 🚈 Wire/Signal 🔽 🛛 Rea/Variable 🔽 🛛 Aggregate 🔽 🗅 Event 🔽 🛯 Parameter 🔽 🖿 Constant Others 🔽 313 <Alb

	<ul> <li>Search for Signals/Instances</li> </ul>
	Search for: wb_*
	Match case I Match whole word only Stop
M	✓ Use: Wildcards ✓
	Signals/⊻ariables ⊂ Scopes ⊂ Modules/Entities
	In <u>d</u> esign: All Databases -
	Within this scope: All Scopes
	Results:
1	
	Name 🗸 Type 🔺
	test.u0.check_pass_through_0.wb_ack_i Wire(Port In)
_ 1	
_ 1	test.u0.check_pass_through_0.wb_addr_i[31:0] Wire(Port In)
_ 1	Test.u0.check_pass_through_0.wb_dota_ii2
_ 1	test.u0.check_pass_through_0.wb_data_n[3 = Show Source
	test u0 check pass through 0 wb err i Show Schematic
_	test.u0.check pass through 0.wb err o R Show Path Schematic
- 1	Add To Waves
1	225 objects were found.
	Select <u>A</u> ll
	CSM

13

#### Wave Window Overview

14



#### **n** Viewing signals

I Select object (signals, scopes or assertions)

u Click the wave icon 🔄 to add objects to a wave window

item

u Use CSM and select 🖪 Add To Waves

u Double click on a failing assertion summary tab

u Or drag and drop object to open wave window

#### **n** Grouping signals

I Toolbar menu: <u>Signal -> Signal Groups</u> ...



# **User Defined Radixes**

#### n User Define Radixes

I Toolbar menu: <u>Signal -> Set Radix->User-Defined->Edit</u>

	u Import	or Export use	er type	s:	DLE 11'b00	000000001	file fo	ormat	
-		DV	E – TopLev	el.2 – [Wa	ve.1]				•
📴 <u>F</u> ile <u>E</u> dit <u>V</u> iew Si <u>m</u> ul	lator Si <u>g</u> nal <u>S</u> cope <u>T</u>	race <u>W</u> indow <u>H</u> elp							_ 8 ×
344177600 x 10ps	🗲 😰 付 🐰 🖻 🛙	🛚 🗙 🚜 state 🛛 🚽	۵ W, 🛛 🕇 🗌	0 <del>(</del> )	🖌 🍙 🛛 🗲 🔶 🗛	v Edge 👻 🛛 📴 🕫		🖻 🖻 🛰 😤	<b>9</b>
	୍ ଏ ଏ ଏ ଏ ଏ ଏ		,						
*			C1:34417760	0					
				00 104447000	0 1044490000 10	4404000 0044403	000 1244402000	0 10 4 4 4 0 4 0 0 0 10 1	14105000
Name	Value	34417,6000 34417,7	UUU  344 7/80 	00  3441790(	10 344180000 34	14181000 344182	.000 344183000	344184000 32	4185000
write_hold	511						Edit User-E	Nefined Radiv	
-Didma done all	310->311		L						
⇒dinia_done_air	St0					<u>U</u> ser–Defined Ra	adix: dma_type	✓ Ne <u>w</u>	<u>D</u> elete
±adr0 cnt next[29	9 30'h0000 0004	0000 0004	X	0000 00	)05 χ	Value		 Dia = latt	
	St0						<b>.</b>	Jispiay	
	READ->WRITE	)	004 )	002 )	<u>004 ( 0(</u>	11'b000000000	10 F	READ	
	READ->WRITE	) READ	WRITE (	READ (	<u>WRITE ( RE</u>	11'b000000001	00 V	VRITE	
inext_state[10:0]	11'h004->11'h002	002 004	<u>    002     )</u> (	004 X	<u>002 X 0(</u>	11'5000000010	<u>00 L</u>	JPDATE	
⊸⊫rst	St1					11'6000000100	<u>00 L</u>	.D_DESC1	
□ m0_we	St0	0  000	ון מססס	000000000	150000000	11'6000001000	00 L	.D_DESC2	
		•				11'5000010000	00 L	.D_DESC3	
🗳 Wave.1						11'5000100000		.D_DEC4	
Poodu				1 [etete[10	011 toot0	11'500100000	00 L	.DDEC_5	
neauy				[[state[10	officest.uo.u2 p>:	11/50/0000000		VLICE	
					I	11010000000		AUSE	
-									
	lo create a	user-defined	a radix	, CIICK	New,	Import	Export	Add <u>R</u> ow	Delete Row

enter a radix name, then press Return.

<u>T</u>ips >>

Apply

<u>0</u>K

<u>C</u>ancel

16

# Signal Compare Tool

# 17

#### n Compare function

- I Select two signals, scopes or designs
- I Toolbar menu: Signal -> Compare
  - u A new signal is created for each compare point



Example – Comparing Interactive signal (design 1) to post processed signal (design 2)



### **n** Creating a bus

- I Select the signals (List / Wave)
- I Toolbar menu: <u>Signal -> Set Bus ...</u>
- I Specify Name
- I Use I J up/down selection button to arrange order
- I Bit reverse order, select bus and click **o** the reverse order button
- Bus padding, use 💷 add one's and 💷 to add zero's

#### **n** Search for events

- I Event searching in either time direction (List / Wave)
- I Select the signals
- I Toolbar menu: <u>Signal -> Set Expressions</u> ...
- I Specify Name



Read follows a Write cycle

# **Displaying Delta Cycle**

#### **n** Value changes that occurred within the same time step

- Toggle recording of delta cycle
  - u Simulator => Capture <u>D</u>elta Cycle Values
- Record delta cycle data in the VCD+ file add
  - u \$vcdplusdeltacycleon
- I To view event queue
  - u right click to activate CSM
  - u Select Expand Time

Warning Perf Impacted





# n Views simulation results in ASCII format

- Updates when displayed signal changes
- I Locks to C1 cursor
- I Set markers
- ı Compare signals
- ı View database
- Print tabular output to a textfile

To Add signals click **E** or drag & drop them



0 {}

N/A

N/A

**9**1

Ready

897.38

# **Memory Viewer**

#### **n** To dump memories

I Select a memory in the "Data" pane

u right click to activate CSM

u Select Show Memory

u right click to activate memory properties

Memory Properties	5
Memory: ram_test.i1.CORE[0:255]	ОК
Show: [  <row> _ ]</row>	Cancel
Columns: 4	Apply
$\underline{A}ddress = 1 * \underline{I}ndex + 0$	
Start address: 0	
End address: ff	
Address <u>r</u> adix: Hexadecimal	<u>T</u> ips >>

ľ	N														
				D١	/E – T	opLe	vel.2	- [Me	emory	y.1]			-		
	💽 <u>E</u> ile	e <u>E</u> dit	<u>V</u> iew	Si <u>m</u> ul	ator Si	gnal s	Scope	<u>T</u> race	<u>W</u> ind	ow <u>H</u>	elp		_	8)	
1	11	99	97 x 1	Ins 🛛	2 🖭	<b>6</b> [].	X 🕨		<i>#</i>		<b>_</b>	<u>, n n</u>			
	<u> </u>														
:															
	<u> </u>						<u> </u>		1 2	_					
I	Mem	ory: ram -	n_test.	<u>11.CO</u>	RE[U:25	5]		-			-				
1		0			1			2			3			_	
:	0	33'hO	0000	0000	33'hO	0000	0001	33'hO	0000	0002	33 <b>'h</b> O	0000	0003		
1	4	33'hO	0000	0004	33'hO	0000	0005	33'hO	0000	0006	33 <b>'</b> hO	0000	0007		
1	8	33'hO	0000	0008	33'hO	0000	0009	33'hO	0000	000a	33 <b>'</b> hO	0000	d000	<u></u>	
	с	33'hO	0000	000c	33'hO	0000	000d	33 <b>'</b> hO	0000	000e	33 <b>'</b> hO	0000	000f		
	10	33'hO	0000	0010	33'hO	0000	0011	33'hO	0000	0012	33 <b>'</b> hO	0000	0013		
ł	14	33'hO	0000	0014	33'hO	0000	0015	33'hO	0000	0016	33 <b>'</b> hO	0000	0017		
1	18	33'hO	0000	0018	33'hO	0000	0019	33'hO	0000	001a	33 <b>'</b> hO	0000	001b		
I	1c	33'hO	0000	001c	33'hO	0000	001d	33'hO	0000	001e	33 <b>'</b> hO	0000	001f		
-	20	33'hO	0000	0020	33'hO	0000	0021	33 <b>'</b> hO	0000	0022	33 <b>'</b> hO	0000	0023		
	24	33'hO	0000	0024	33'hO	0000	0025	33'hO	0000	0026	33 <b>'</b> hO	0000	0027		
	28	33'hO	0000	0028	33'hO	0000	0029	33'hO	0000	002a	33 <b>'</b> hO	0000	002ь		
	2c	33'hO	0000	002c	33'hO	0000	002d	33'hO	0000	002e	33 <b>'</b> hO	0000	002£		
	30	33'hO	0000	0030	33'hO	0000	0031	33'hO	0000	0032	33 <b>'</b> hO	0000	0033		
	34	33'hO	0000	0034	33'hO	0000	0035	33'hO	0000	0036	33'hO	0000	0037	-	
	🖉 ra	, m test.i	i1.COF	RE											
								N				ار ا	و ایس ایس		
	Head	У						N/	/A  20	3090 X	Ins 🔤	Ð %			

Currently requires:

\$vcdplusmemon or

Simulator->Add Dump ... (Check Aggregates box)

Example – Memory dump @ 23090ns

# **Assertion Summary Window**

#### n Compile VCS with -debug -assert dve

Double click assertion failure to populate wave window
 Place cursor over guidance symbols to obtain details status



#### Source Window Overview



# **Debugging Source**

#### **n** Stepping source (-debug\_all)

- Select object (signals, scopes or assertions)
  - u Click the source icon 🔤 to add objects to a source window
  - u Use CSM and select 🔄 Show Source item
  - u Double click on a scope icon
  - u Drag and drop object to open source window
- Click step icon  $\{e_i\}$  to simulate next executable line L
- Click next icon **•** to step over tasks and function
- Click annotate values icon 🛅 for backannotation L

### **n** Navigating hierarchy

- I Place cursor on module instance and click right u select Move Down to Definition (Source CSM) or click u select *Move* <u>Up</u> to Parent\_ or click
  - u To move backwards or forwards in a list of scopes click  $\Box \Box \Box$




# **Backtrace**

### n Problem

I A number of signals exhibiting less desirable values

#### n Solution

- I Perform a "backtrace"
- I Displays a list of active drivers/loads at specified time
- I Trace back to the earliest unwanted signal transition or value
- I ldentify signal responsible for the erring behavior
- Reapply procedure, and eventually locate source of misbehavior

### **n** Displaying Drivers/Loads

- In any DVE analysis window highlight or select a signal
- I Or in a Wave or list window double click on signal
- I Then use next ₩ and previous № instances icons

# **Driver / Load Pane**



Drives/Loads Pane

28

# **Schematic Window**

**29** 



# **Path Tracing**

30



# Lab 3 Introduction



Locating sources of error in Verilog code using DVE in Post-Processing mode





- n Embed VCD+ system tasks in source code
- n Compile and run simulation to generate VCD+ file
- **n** Invoke DVE in post-processing mode
- n Read VCD+ file into debugger memory
- n Debug

## **n** Simulation speed

- I Simulation speed depends on data dump commands
- I Debugging speed is fastest

# n Signal visibility

ı User specified

# n Signal tractability

I Signal traced via waveform, schematic or source

# n Usability

- I Graphical interface is the most user friendly
- I Can be used at all levels of complexity

## **n** Use post-processing mode when:

- I Debugging a mature design
- I Simulation analysis needed by multiple engineers
- Run simulation in script

# **n** Multiple users can debug in parallel

I The VCD+ file, once generated, can be read by multiple users to debug different problems in parallel

# **n** Binary simulation history files

- I Similar to VCD (Verilog Change Dump) ASCII files
- Stores transition times, values of nets and registers and design hierarchy

# **n** Differs from VCD files in the following ways:

- Compressed binary format requires less disk space
- Compressed binary format loads faster
- Supports recording of order of source code execution
- Built-in VCD+ system tasks provided for controlling contents of VCD+ file and size

# n DVE only process VCD+ files

VCD files can be converted into VCD+ files

- Modifying the Verilog source code to include VCD+ file dump system task call \$vcdpluson
- I Compiling the Verilog source code with VCS
- Generating VCD+ file by executing the simulation binary created by VCS
- Invoking DVE in post-processing mode
- I Reading VCD+ dump file in DVE
- Examine simulation results in Waveform window, Schematic window and Assertion window to locate error in source code displayed on Source window

- n VCD+ system tasks may be inserted in source files or entered at the simulation interactive prompt
- **n** \$vcdpluson(level\_number,module\_instance,...|net\_or\_reg,...)

Start recording nets and registers (require -debug compile switch):

I level\_numbers

specifies levels of hierarchy to record

- 0 record the entire hierarchy of specified module
- 1 record the top-level hierarchy of specified module
- $\ensuremath{\mathbf{n}}\xspace$  record through n-levels of hierarchy of specified module
- I module\_instance

#### specifies module to record

I net\_or\_reg

#### specifies individual net or register to record

- I Omitting all arguments records all nets and registers of entire design
- **n** \$vcdplusoff (module\_instance,...|net\_or\_reg,...)

#### Stops recording in a module instance or individual net or register

### **n** \$vcdplusautoflushon

Instructs VCS to write results from simulation memory to VCD+ file whenever there is an interrupt such as \$stop system task or a ucli stop command or a DVE Stop button activation

**n** \$vcdplusautoflushoff

Turns off automatic flushing of data on an interrupt

**n** \$vcdplusflush

Instructs VCS to write results from memory to VCD+ file

**n** \$vcdplusdeltacycleon

### Turns on delta cycle recording for post-processing

n \$vcdplusdeltacycleoff

## Turns off delta cycle recording

**n** \$vcdplusglitchon

Turns on zero delay glitches for post-processing

**n** \$vcdplusglitchoff

Turns off zero delay glitches recording

### n Sample Verilog source code

```
module adder testbench;
           test cin;
req
wire adder cout;
req [3:0] test a, test b;
wire [3:0] adder sum;
reg [15:0] addr, stimulus, ref_result;
reg [15:0] testmem [0:1023];
adder ul(test_a, test_b, test_cin, adder_cout, adder_sum);
initial
begin
  $vcdpluson;
  $vcdplusdeltacycleon;
  $vcdplusglitchon;
  $readmemb("adder ref.vec", testmem);
  for (addr=0; addr <= 16'h03ff; addr=addr+2)</pre>
    begin
      #100 stimulus = testmem[addr];
           test_cin = stimulus[8];
           test a = stimulus[7:4];
           test b = stimulus[3:0];
    end
  #100 $display("\n---- Simulation Completed Without Error ----\n");
end
```

#### >vcs files vcdplus\_switches Other\_switches

#### n files

I Source files (including Verilog, C/C++ PLI) as defined in Unit 1

#### n vcdplus\_switches

- I Instructs VCS compiler to recognize VCD+ system tasks
- I Controls VCD+ file generation

#### n other\_switches

- I Compile-time options (e.g. -Mupdate, -R, etc...)
- **n** Sample VCD+ file compilation command:
- Ø vcs source.v -debug\_all
- **n** Sample command for invoking DVE in post-processing mode:
- > dve -vpd vcdplus.vpd

-debug	Required compile-time option
+vpdfile+ <i>filename</i>	Specifies writing to an alternative VCD+ filename rather than the default vcdplus.vpd
+vpdupdate	Allows simultaneous writing and reading of the VCD+ file
+vpdbufsize+ <i>MB</i>	Specifies the size of temporary buffer to store VCD+ values before writing to disk ( <i>default is</i> 5MB or room for 15 value changes)
+vpdfilesize+ <i>MB</i>	Specifies maximum size of VCD+ file ( <i>when</i> <i>limit is reached, new event replaces oldest</i> )

## **n** Use target based dumping:

- I Capture time slices
  - u Use \$vcdpluson in conjunction with \$vcdplusoff and #delay

```
module source;
  moduleA u1 (a,b,c);
 moduleB u2 (d,e,f,q);
 moduleC u3 (siga,sigb,sigc);
// save all signal data in module u1 from time 100 to 300,
// save all the variables in module u2 along with 5 levels
// of hierarchy from time 200 to 500, save two variables
// in module u3 starting at 600
  fork
    #100 $vcdpluson(source.ul);
    #200 $vcdpluson(5,source.u2);
    #300 $vcdplusoff(source.u1);
    #500 $vcdplusoff(5,source.u2);
    #600 $vcdpluson(source.u3.siga,source.u3.sigb);
  join
  . . . .
```

u stop and resume recording anytime during simulation

I Start by dumping only the first few levels and work down until the problem is isolated

- **n** Avoid recording Verilog statements execution
- **n** Selectively dump only small modules
- **n** Use +vcdbufsize+nn to control memory buffer size
  - ı rule-of-thumb 1M for every 5K gates
  - ı bigger the buffer the faster simulation runs

# n Use compiler directives `ifdef and `endif

```
`ifdef dumpme
  $vcdpluson();
`endif
```

n Dumping controlled by compile time switch +define+dumpme

# n It is not recommended to use \$test\$plusargs

## Example:

```
initial begin:enable_dumping
  if ($test$plusargs("dumpall")) $vcdpluson();
  else if ($test$plusargs("dump+moduleA"))
     $vcdpluson(1,moduleA);
end
```

 Even if dumping is disabled at run-time, the fact that \$vcdpluson is enable at compile time means slower simulation



After completing this unit, you should be able to:

- **n** Use +race utility to locate race condition code
- n Use \$vcdplusdeltacycleon to locate race condition code
- **n** Use vcdiff & vcat to locate race condition code

# **n** Functional simulation mismatches:

- ı Different simulator vendors
  - u Race condition in source code
  - **u** Vendor implementation
- I Different version of simulator from same vendor
  - u Race condition in source code

# n RTL-Gate mismatches:

- I Same simulator
  - u Race condition in source code
  - u Poor coding style

- n The most common causes of simulation mismatches are *race conditions*
- n A race condition is a coding style for which there could be several correct results; i.e. the code is <u>ambiguous</u>
- n All race conditions are some variation of using (read) or setting (write) a data value at the same time it is changing
- n Race conditions may result in logic that behaves unexpectedly, and should be fixed before synthesis

### **Organization of events in Verilog simulation time step:**

### n Current time step:

- I Slot 1:
  - u Evaluate right-hand side of non-blocking assignments
  - u Evaluate right-hand side of & change left-hand side of blocking assignments
  - u Evaluate right-hand side of & change left-hand side of continuous assignments
  - u Evaluate inputs and change outputs of primitives
  - u Print output from \$display and \$write
  - u Call PLI calltf routines for system tasks and system functions
  - u Note: All actions in Slot 1 are intermixed in any order!!!
- I Slot 2:
  - u Call misctf routines which were scheduled using tf\_synchronize()
- I Slot 3:
  - u Change left-hand side of non-blocking assignments evaluated in Slot 1
- I Slot 4:
  - u print output from \$monitor and \$strobe
  - u Call misctf routines which were scheduled using tf\_rosynchronize()

#### n Next time step

# **n** Race: Using and setting a value at the same time

There is no guaranteed ordering of the two initial blocks, so the \$display may never execute

# **n** Race: Using and setting a value at the same time

```
module race;
    reg a;
    initial begin
        a = 0;
        #10 a = 1;
    end
    initial begin
        #11 if (a) $display("Will print");
    end
endmodule
```

# 4 Solution: Delay the if statement to another time-step

n Race: Setting a signal with different values at the same time

```
module race;
    reg a;
    initial #10 a = 0;
    initial #10 a = 1;
    initial
      #20 if (a) $display("May not print");
endmodule
```

A race occurs at time 10 because there is no guaranteed ordering between the two initial blocks

n Race: Setting a signal with different values at the same time

```
module race;
    reg a;
    initial #10 a = 0;
    initial #11 a = 1;
    initial
        #20 if (a) $display("Will print");
endmodule
```

4 Solution: Stagger the assignments to reg a by adding delay

# **n** Continuous Assignment Evaluation

```
assign p = q;
always @(posedge clk)
begin
    q = 0;
    if (p) $display("May not display");
end
```

Continuous assignments with zero delays may propagate earlier than in V-XL, and hence \$display may not print

## **n** Continuous Assignment Evaluation

```
assign p = q;
always @(posedge clk)
begin
     q <= 0;
     if (p) $display("Will display");
end
```

# 4 Solution: Use a non-blocking assignment to q. p will be updated in the next time-step

### **n** Time Zero Races

```
initial begin
  reset = 0;
  clock = 0;
  forever #50 clock=~clock;
end
always @(negedge reset)
    $display("May or may not display at time
zero");
```

Transition of reset to 0 may happen before or after event trigger (always @(negedge reset))

### **n** Time Zero Races

```
initial begin
  reset = 1;
  #10 reset = 0;
  clock = 0;
  forever #50 clock=~clock;
end
always @(negedge reset)
  $display("Will not display at time zero");
```

## 4 Solution 1: Delay the negedge to after time 0. 4 Solution 2: Initialize reset to 1 to ensure no $x \rightarrow 0$ transition.

- n The *+alwaystrigger* (5.1 and later, *+vcs+arm* in 5.0) compiletime switch resolves some time-zero races
- n Ensures that always blocks with an initialized signal in its event control list are triggered at time zero
- **n** +alwaystrigger became default compile option after vcs 5.2

```
Module top;
  reg rst;
  wire val;
  bot bl(rst,val);
  initial rst=1'b1;
endmodule
module bot(rst, val);
  input rst;
  output val;
  reg val;
  always @(rst);
  val=1'b1;
endmodule
```

Without +alwaystrigger, the initial block races with the always block. Output signal bot.val may be x or 1 at time zero.

With +*alwaystrigger*, the **always** block is triggered at time zero, because **rst** is initialized. **Bot.val** == 1




d

clk



**4 Solution: Use Non Blocking Assignment** 

5-16

- n Synchronous blocks drive only with Non-Blocking Assignments
- n Combinatorial and initial blocks drive only with Blocking Assignments
- **n** Don't drive regs from multiple blocks
- n Be careful with the interaction of continuous assignments and procedural blocks

# n Use Delta Cycle Display feature in DVE to view event ordering in waveforms

#### **n** Use VCS provides race condition checker:

- I Enabled with compile switch +race
- I Produces report file race.out that shows most races

#### **n** Back-track from visible mismatch to the origin:

- I Use \$dumpvars to dump VCD files
- $\ensuremath{\textbf{I}}$  Use  $\ensuremath{\texttt{vcdiff}}$  to show differences in simulation
- I Use vcat to display VCD file values in readable format

n A dynamic tool sitting on top of VCS eventscheduler and "observes" events on variables

#### **n** Enabled with:

- I +race for entire design
- I +racecd for part of design enclosed in `race and `endrace
- n Outputs race.out file with reports on races exposed by simulation run

```
// File test.v
module test;
reg a;
initial a=1; // write at time 0
initial $display(a); // read at time 0
endmodule
```

```
% vcs -R +race test.v
...
...
0 ``a": read test (test.v: 5) && write test (test.v: 4)
```

# n Use post-processing perl scripts to prune the verbose race.out output:

I PostRace.pl

I In \$VCS\_HOME/bin directory

#### **n** Options in the PostRace.pl:

- i -hier <hierarchy-name> (ex:-hier top)
- i -sig <sig-name> (ex: -sig databus1)
- i -minmax <min> <max> (ex: -minmax 12 16)
- I -nozero (ex: -nozero)
- ı -uniq (ex: -uniq)

### **n** Modifying the PostRace.pl Script:

- I The first line of the PostRace.pl Perl script is as follows:
  - u #! /usr/local/bin/perl

- **n** Some races will not be found by +race
- n Use \$dumpvars to generate VCD dump files from the two simulator runs:

I VCD file shows all signal changes in the simulation

I VCS comes with two utilities to examine a VCD file.

- Located in VCS install dir: \$VCS\_HOME/<arch>/util/
- n Use vcat to filter the contents of a VCD file
- n Use vcdiff to compare two VCD files
- n Add \$display or \$monitor can provide additional help to show important signals

#### vcat dump1.vcd -scope top.dut.moda

dump1.vcd: scopes:8 signals:496 valuechanges:23582

---- top.dut.moda.A ---0 0 10 1 10 0 130 1 160 0 240 1 440 1 ---- top.dut.moda.enable ---0 0 240 1 600 0 ---- top.cla\_0. top.dut.moda.write\_bus ----0 001

#### vcat broken.vcd -scope top.dut.moda -raw

---- 0 ---- top.dut.moda.A ---- 0 ------- 0 --- top.dut.moda.enable --- 0 ------ 0 --- top.dut.moda .B --- 0 ------- 0 ---- top.dut.moda.sel ---- 1 ------- 0 --- top.dut.moda.H --- 10100 ------- 0 ---- top.dut.moda.L ---- 0 ------- 0 --- top.dut.moda.write\_bus --- 001 ------- 0 ---- top.dut.moda.z ---- 1 ------- 0 --- top.dut.moda.data bus --- 010000000 ------ 10 --- top.dut.moda.A --- 1 ------ 10 --- top.dut.moda.sel --- 1 ------ 10 --- top.dut.moda .B --- 1 ------ 10 --- top.dut.moda.H --- 11100 ------ 20 --- top.dut.moda.btmp --- 0 ------ 20 --- top.dut.moda.ctmp --- 0 ------ 20 --- top.dut.moda.write\_bus --- 101 ------ 20 --- top.dut.moda.z --- 0 ------ 30 --- top.dut.moda.data\_bus --- 011110000 ---

#### vcdiff dump1.vcd dump2.vcd







## Locating Verilog Race Conditions in Verilog code



Having completed this unit, can you:

- **n** Use +race utility to locate race condition code
- n Use \$vcdplusdeltacycleon to locate race condition code
- **n** Use vcdiff & vcat to locate race condition code



After completing this unit you should be able to:

- n Improve RTL simulation performance with good coding styles
- n Improve RTL simulation performance by using the +rad compile time switch

- **n** Good coding practices
- **n** Good use of tool optimization features
- **n** Good control in use of debugging switches
- **n** Good control of need for re-compile

# **VCS** Architecture



n Three major components in VCS to improve performance:

#### n Parser

 Parser accelerate-able code to code generators

#### n Event code generator

I Accelerate random logic simulation

#### n Cycle code generator

- I Accelerate sequential block simulation
- **n** Performance starts at the parser

6-4

#### **n** Use synthesizable subset of Verilog language

I Give VCS better chance of performing code optimization

#### n Raise your level of abstraction

I Give simulator less work to do

## n Avoid inefficient constructs

- Switch level primitives (trans) and bidirectional
- Strength modeling

### n Use small stimulus blocks

- Avoid large initial blocks (<10,000 lines of code)
- I Use file based stimulus (e.g. \$readmemh)

#### **n** Avoid these constructs in sequential logic:

- ı repeat
- ı wait
- ı fork join
- ı assign deassign
- ı force release
- ı disable
- ı case

6-6

#### n Gate-level constructs:

I nmos, pmos, cmos, rnmos, rpmos, rcmos, pullup, pulldown, tranif0, tranif1, rtran, rtranif0 and rtranif1

#### **n** Unaccelerated data types:

I time, realtime, real, named event, trireg net and integer array

#### **n** Cross module referencing:

- I Cross module reference is not optimized
- I Writing hierarchical XMRs is not a good idea

e.g. **top.x = y** 

#### **n** +rad optimization:

- I Compile time switch
- I Attempts to optimize design by:
  - u Raising the level of abstraction
  - u Parsing code for fast event and cycle-based simulation
- I Often referred to as Radiant Technology

**6-8** 

- n Performs semantically-preserved optimization for both RTL and Gate level simulation
- n Optimizes complex logic to simpler form through logic expression abstraction:

assign x[0] = (a==0); assign x[1] = (a==1); assign x[2] = (a==2);

assign x = (1 << a);

- **n** Performs global optimizations across hierarchy
- n Optimized results more "event efficient" leading to faster simulations
- **n** May change hierarchy and signal of a design

#### n Input Verilog

```
module up;
```

Dff d0(in[0],out[0],clk); Dff d1(in[1],out[1],clk);

```
..
Dff dn(in[n],out[n],clk);
```

```
endmodule
```

```
module Dff(in,out,clk);
input in, clk;
output out;
reg out;
always @(posedge clk)
    out <= in;
endmodule</pre>
```

## n Optimized Verilog

#### module up;

Dff\_veci\_vec i1(in,out,clk)

endmodule

module Dff\_veci\_vec(in,out,clk);
input clk;
input [n:0] in;
output [n:0] out;
reg [n:0] out;

always @(posedge clk) out <= in; endmodule 6-10

#### **n** Ideal designs for +rad optimization:

- I No debug capabilities enabled
- I No timing checks or sdf back-annotation
- I Simulation times dominate the compile times

## **n** Compile with +rad compile-time switch:

>vcs source.v +rad +optconfigfile+filename

I +optconfigfile+filename (optional)

u Localize scope of +rad optimizations

module|instance|tree [(depth)]{identifier} {attribute};

I module

u Apply attribute to all instances of module named "identifier"

- I instance
  - u Apply attribute to all instances of module named "identifier"
  - u Apply attribute to all module instances in path specified by "identifier"
  - u Apply attribute to individual signal specified by "identifier"

I tree

u Apply attribute to all instances of module named "identifier"

I depth

u Specifies number of lower level hierarchy to apply attribute

I attributes = noOpt, noPortOpt, RadLight, Opt, PortOpt

### n Use Local Disk:

I Avoid over-the-network disk space for code generation

#### **n** Minimize debug flags:

- I +acc Use PLI Table file with minimum ACC enabled
- ı -debug Use only if doing interactive debugging
- I -I Use only if doing debugging
- ı -debug\_all Use only if doing line tracing during debug

#### **n** Determine simulation bottleneck

I Key to improving simulation performance

#### **n** Use VCS +prof utility

 Breaks simulation CPU time and memory consumption down by percentage for each module and Verilog construct

# **Using the Profiler**

### **n** Compile and simulation design with +prof

>vcs -f my\_design.f -R +prof

 NCS generates vcs.prof file with the following view on CPU time & memory based simulation profile report:

#### n For CPU time

- I Top level view
- I Module view
- I Instance view
- I Module to Construct mapping view
- I Top level construct view
- I Construct view across design

#### **n** For memory

- I Top Level View
- I Module View

#### n Display CPU time used by:

- I PLI applications that executed along with VCS
- I VCS for writing VCD and VCD+ files
- **I** VCS for internal operation overhead
- I The constructs and statements in your design

TOP LEVEL VIEW						
			===================			
TYPE	Time	%Totaltime				
DPI	1024	0.06				
PLI	39309	2.48				
VCD	0	0.00				
KERNEL	1544664	97.35				
MODULES	0	0.00				
PROGRAMS	1728	0.11				

#### **n** Display modules (all instances) using most CPU time

MODULE VIEW						
Module(index)		%Totaltime	No of Instances	Definition		
fifo32X8tb fifo_mem fifo_cntrl ram16X8 fifo32X8	(1) (2) (3) (4) (5)	20.30 12.90 10.57 7.82 5.92	1 2 1 2 1	<pre>fifo32X8tb.v:7. fifo_mem.v:1. fifo_cntrl.v:1. ram16X8.v:1. fifo32X8.v:1.</pre>		

6-18

# n Displays individual module instances using most CPU time

INSTANCE VIEW					
=======================================		=========	=======================================		
Instance			%Totaltime		
fifo32X8tb		(1)	20.30		
fifo32X8tb.fifo.mem_even		(2)	10.57		
fifo32X8tb.fifo.cntrl		(3)	10.57		
fifo32X8tb.fifo		(5)	5.92		
fifo32X8tb.fifo.mem_odd.ram		(4)	4.44		
fifo32X8tb.fifo.mem_even.ram		(4)	3.38		
fifo32X8tb.fifo.mem_odd		(2)	2.33		



# n Display memory for each type of construct in design

TOP-LEVEL C	ONSTRUCT VIEW
Verilog Construct	%Totaltime
Combinational	23.89
Always	13.32
Task	13.11
Initial	7.19
Timing Check	0.00
Function	0.00
Module Path	0.00
Port	0.00
Udp	0.00
Protected	0.00

#### **n** Displays CPU time used by Verilog construct


MODULE TO CONSTRUCT MAPPING

		1. fifo32X8tb	
Construct type	%Totaltime	%Moduletime	LineNo
Initial	7.19	35.42	fifo32X8tb.v : 29-36.
Task	6.55	32.29	fifo32X8tb.v : 83-114.
Task	4.02	19.79	fifo32X8tb.v : 50-76.
		2. fifo_mem	
Construct type	%Totaltime	%Moduletime	LineNo
Combinational	7.61	59.02	fifo_mem.v : 21, 23, 25.

# **Top Level View**

- n This view shows you how much memory was used by:
  - I Any PLI or DPI application that executes along with VCS
  - I VCS for writing VCD and VPD files
  - VCS for internal operations (known as the kernel) that can't be attributed to any part of your design.
  - I The Verilog modules in your design
  - A SystemVerilog testbench program block, if used

=======================================	Simulation memory:	729588 bytes		
		TOP LEVEL VIEW		
	ТҮРЕ	Memory	%Totalmemory	
	DPI PLI VCD KERNEL MODULES PROGRAMS	0 4721 0 716395 8472 0	0.00 0.65 0.00 98.19 1.16 0.00	

Fast RTL Level Verification Verification with VCS Workshop n The module view shows the amount of memory used, and the percentage of memory used, by each module definition.

MODULE VIEW					
Module(index)		Memory	*Totalmemory No o	f Instances	Definition
codectb	(1)	8472	1.16	1	codectb.v:7.

6-23

- n Use VCS profiler on a regular basis to catch potential simulation bottlenecks
- **n** Resolving simulation bottlenecks:
  - r Provides better simulation performance
  - I May expose real design issues



Improve simulation performance for an existing Verilog design




After completing this unit you should be able to:

- n Verify the Verilog Gate-Level netlist matches the RTL-Level simulation using VCS
- n Demonstrate the same Verilog Gate-Level netlist simulates faster with the +rad
- n Compile, back-annotate SDF and verify functionality of an existing Verilog design



> vcs -f gate.f +rad +nospecify +notimingcheck +nocelldefinepli+2

n Use +rad

#### n +nospecify

I Ignores specify blocks (allows +rad to work, since +rad does not optimize modules with specify blocks)

#### n +notimingcheck

I Disables timing check system tasks

## n +nocelldefinepli+[1|2]:

- +1 disable dumping of internal information of a library element defined by `celldefine compiler directive
- +2 also disables dumping of information in library or directory specified by -v or -y compile-time switch

## n Synthesis:

ı Preserve design hierarchy

u Flat designs simulate slower

# n Compilation

I Limit excessive use of debug switches

## n Debugging:

I Use post-processing debugging techniques

u Dump VCD+ files

u Limit amount of dump data

I Use the race utilities to resolve race issues

# **Gate-Level Verification with Timing**

#### **n** Gate-level timing simulation may be needed for:

- I Asynchronous logic
- ATPG vector verification
- I Initialization conditions

#### **n** Timing information is embedded in SDF file:

- Delays (module path, device, interconnect, port)
- Timing checks (setup, hold, setuphold, recovery, removal, recrem, skew, width, period, nochange)
- Timing constraints (pathconstraint, skewconstraint, periodconstraint, sum, diff)
- Timing environment (arrival, departure, slack, waveform)



7-7

#### **Compiled back-annotation**

n Insert \$sdf\_annotate in Verilog code

```
$sdf_annotate("sdf_file" [,module_instance]
[,"sdf_configfile"] [,"sdf_logfile"] [,"mtm_spec"]
[,"scale_factors"] [,"scale_type"]);
```

n Compile:

```
> vcs dut_gate.v -v sim_lib.v
```

- Requires vendor supplied Verilog simulation library
- n SDF configuration file is not supported

#### **Run-time back-annotation**

- n Insert \$sdf\_annotate in Verilog code
- n Create a PLI .tab file
  - I Map \$sdf\_annotate to sdf\_annotate\_call

## n Compile

> vcs -R -P sdf.tab dut\_gate.v -v sim\_lib.v

## **n** Use only if the following is true

I Included sdf\_configfile or scale\_type in
\$sdf\_annotate task call



- n VCS will either parse ASCII SDF file or a precompiled version of the ASCII SDF file
- **n** Parsing of the precompiled SDF file is faster
- **n** Creating precompiled version of ASCII SDF file:
  - I Use +csdf+precompile compile-time switch
  - VCS creates a precompiled version of the SDF file by appending "\_c" to the ASCII SDF file's extension

Example:

VCS creates dut.sdf\_c from dut.sdf file

- n Once created, VCS will read the precompiled SDF file during compilation
  - No compile-time switch is required

#### **n** Selecting min/typ/max for timing:

- Compile-time switch:
  - u +mindelays
  - u +typdelays
  - u +maxdelays
- I Or, run-time switch:
  - u Compile with +allmtm compile-time switch
  - u Specify delay at run time with run-time switch:
    - +mindelays
    - +typdelays
    - +maxdelays
  - u Can NOT be used with compile-time switch

- **n** Two types of delay filtering: inertial or transport
- n Inertial delay:
  - I Default VCS delay process
  - I Pulses shorter than device delay are filtered out
- n Transport delay:
  - I All pulses are propagated through (no filter)

# Inertial delay VS Transport delay





7-14

With compile-time switches:

u +transport\_path\_delays
Turns on transport delay mode for path delays
u +transport\_int\_delays
Turns on transport delay mode for interconnects

## **n** For module path delays:

- I +pulse\_e/number (error limit in %)
- I +pulse\_r/number (reject limit in %)
- Example: +pulse\_e/70 and +pulse\_r/50
  - u Rejects pulses less than 50% of the delay
  - Outputs X for pulses less than 70% but greater than 50% of the delay and display an error message

## **n** For INTERCONNECT delays:

- I +pulse\_int\_e/number (error limit in %)
- I +pulse\_int\_r/number (reject limit in %)
- I Same usage as shown in above example

- **n** Support for Negative Timing Checks
- **n** Support for Multisource Interconnect Delays
- n Support for on-event and on-detect pulse filtering
- **n** Support for Delay Mode Selection
- **n** Refer to VCS User Guide for more information

- n Use compiled SDF
- n Useful guideline
  - Limit excessive use of debug switches
  - ı Preserve design hierarchy
  - Use post-processing debugging techniques
  - Use the race utilities to resolve any race issues

## n Things to bear in mind

+rad is disabled for entire design when compiled SDF methodology is used



Run a Verilog gatelevel simulation with and without timing





## **n** Code Coverage answers questions such as...

- I Have all the lines of the RTL been stimulated?
- I Have all the states of a FSM been exercised?
- I Have all the conditions of an 'if' statement in the RTL simulated?
- I Have all the blocks of a 'case' statement been exercised?

# What Code Coverage is NOT!

n Functional Coverage, which answers questions such as...

- I Have all possible combinations of instructions been verified on a processor ?
- I Have all the 'corner-cases' been tested for a design ?
- I Did an asynchronous interrupt occur when a cache miss was being handled by the processor ?
- n Synopsys has other tools & methodologies to address Functional Coverage

## **n** Statement or line coverage

I Has the line been executed?

## n Toggle coverage

I What type of switching activity is there?

# n Conditional coverage

I Have various permutations of conditions been exercised?

# n FSM coverage

I Have I reached all possible states?

# n Path Coverage

I Did all paths in an initial or always block get executed?

8-4

#### **n** Traditional code coverage includes

- I Line or Statement coverage
  - u Least powerful but easiest to understand
  - u Checks every assignment has been executed
  - u Aim for 100% before using more powerful coverage types
- I Condition
  - u Checks all combinations in complex branches

If (a==1) or (b==1) or (c==1)

- u Various formats available to identify values of multiple conditions
- u Start with basic (sensitized) condition coverage before applying advance condition coverage

- I Finite State Machine Coverage
  - u Checks states and state transitions
  - u Automatically identifies individual state machines, but not cross product states, communication between FSM's
- I Toggle Coverage
  - u Ensures every node has transitioned from 0->1 and 1->0
  - u Used mostly for gate level code coverage
  - u Also used for system level connectivity testing

# Line Coverage

- n Reports : which lines, statements, and blocks for any instance/module of design were exercised during simulation
- **n** Verilog :
  - I procedural assignment statement
  - ı system task
  - ı case
  - ı while
  - ı if
  - ı for
  - I continuous assignment statement
  - i initial block
  - I always block
  - ı missing else
- N Verilog: assignment statement which assignment statement causes a bit of a signal to toggle 0->1, 1->0 (Verilog only)

#### Verilog source code

```
always @(rst or enable)
begin
case (rst && enable)
```

```
0: if (cond1) cas = 1'b0;
```

```
1: if (cond2 || cond3) cas= 1'b1;
```

```
else $display ( " No
condition true");
```

endcase

```
if (rst && enable) cas1 = cas;
```

else cas1 = 1'bz;

```
if (rst) cas2 = 1'b0;
```

end

#### Line coverage annotated data

17		always @(rst or enable)
18		begin
19	==>	case (rst && enable)
20	==>	0: if (cond1) cas = 1'b0;
20	==>	if (cond1)
20.1	. ==>	cas = 1'b0;
20.2	? ==>	MISSING_ELSE
21	==>	1:if(cond2    cond3)cas =1'b1;
21	==>	if (cond2    cond3)
21.1	. ==>	cas = 1'b1;
22	==>	else \$display ( "No);
22.1	. ==>	MISSING_DEFAULT
23	endcase	

Annotated files help to understand how VCS extracts constructs for different metrics (line, statement, block) and what constructs are covered by a given test

# Line Coverage - Verilog Example (cont.) 8-9

#### Line coverage report file details

Line No	Coverage	Block Type	// Module Coverage Summary			
8	1	INITIAL		TOTAL	COVERED	PERCENT
19	0	ALWAYS	lines	8	1	12.50
20	0	CASEITEM	statements	12	1	8.33
20.1	0	IF	blocks	10	1	10.00
20.2	0	MISSING_ELSE				
21	0	CASEITEM	ALWAYS	1	0	0.00
21.1	0	IF	CASEITEM	2	0	0.00
22	0	ELSE	IF	4	0	0.00
22.1	0	MISSING_DEFAULT	ELSE	2	0	0.00
24	0		MISSING_ELSE	2	0	0.00
24.1	0	IF	INITIAL	1	1	100.00
25	0	ELSE	MISSING_DEFAULT	1	0	0.00
26	0					
26.1	0	IF				
26.2	0	MISSING ELSE				

# n Monitors values taken on by Boolean and bitwise expressions

- Conditional expressions in conditional operator (?:)
- ı if statement
- I Expressions in continuous assignment statement (
   assign c = a && b;)

# Condition Coverage - Example 1 8-11

#### Verilog source code

```
always @(posedge clk)
if (((a[3] && a[2]) && a[1]) && a[0])
begin
#1 $display("&& if triggered");
end
```

#### **Condition coverage report**

LINE 39					
STATEMENT	if ((a[3	3& [	a[2] &&	a[1]	&& a[0]))
	-1-	-	-2	-3	-4
EXPRESSION	-1-	-2-	-3-	-4-	
	0	1	1	1	Not Covered
	1	0	1	1	Not Covered
	1	1	0	1	Not Covered
	1	1	1	0	Not Covered
	1	1	1	1	Not Covered

#### Verilog source code

assign d = a1 || b | c;

#### **Condition coverage report**

LINE 33	
DINE 55	
STATEMENT	d = (a1    (b   c))
	12
EXPRESSION	-12-
	0 0   Covered
	0 1   Not Covered
	1 0   Not Covered
LINE 33	
STATEMENT	d = (a1    (b   c))
	1 2
EXPRESSION	-12-
	0 0   Covered
	0 1   Covered
	1 0   Not Covered

cmView groups expressions to make considered sub-expressions smaller

# **Condition Coverage - Example 3**

#### Verilog source code

#### **Condition coverage report**



```
LINE 35
STATEMENT q = (((f == 1'b1) | (e == 1'b0))? ((a == 1'b0)))
    || (b | c))) : 0)
             ----1
EXPRESSION
          -1-
            0 | Covered
            1 | Covered
LINE 35
STATEMENT q = (((f == 1'b1) | (e == 1'b0))? ((a == 1'b0)))
    || (b | c))) : 0)
                        ----1-----
EXPRESSION -1-
           0 | Not Covered
            1 | Covered
//-----
// Module Coverage Summary
11
                TOTAL
                            COVERED
     PERCENT
                  24
    conditions
11
                            9
    37.50
11
    logical
                  24
                            9
     37.50
```

Fast Gate Level Verification Verification with VCS Workshop

- n Reports whether signals and signal bits had 0->1 and 1->0 transitions
- n A signal is considered fully covered if and only if it toggled in both directions: 0->1 and 1->0
  - x->1 and x->0 transitions are not counted

#### n Verilog

- ı Registers
- ı Wires
- I Memories (with the +memcbk compile-time option)

## n VHDL - ports and signals of types

- ı bit
- ı bit\_vector
- ı std\_logic
- ı std\_ulogic
- std\_logic\_vector
- i std\_ulogic\_vector
- ı signed
- ı unsigned

#### Verilog source code

input clk, rst;

input [7:0] d;

reg [7:0] ff\_out;

always @( posedge clk or posedge rst)

```
if (rst) ff_out <= 0;</pre>
```

else ff\_out <= d;</pre>

#### Toggle coverage report ( no cm\_count)

//		Net Cov	verage			
11	Name	Toggled	1->0	0->1		
	clk	Yes				
	rst	No	No	No		
	d[2:0]	Yes				
	d[3]	No	No	Yes		
	d[7:4]	No	No	No		
11		Register Coverage				
11	Name	Toggled	1->0	0->1		
	ff_out[2:0]	Yes				
	ff_out[3]	No	No	Yes		
	ff_out[7:4]	No	No	No		

8-16

# Toggle Coverage - Example (cont.)

#### Verilog source code

input clk, rst;						
input [7:0] d;						
reg [7:0] ff_out;						
always @( posedge clk or posedge rst)						
<pre>if (rst) ff_out &lt;= 0;</pre>						
else ff_out <= d;						

//	/	Net Coverage					
/	Name	Toggled	1->0	0->1	ToggleCount		
	clk	Yes	Yes	Yes	8		
	rst	No	No	No	-		
	d[0]	Yes	Yes	Yes	4		
	d[1]	Yes	Yes	Yes	2		
	d[2]	Yes	Yes	Yes	1		
	d[3]	No	No	Yes	-		
	d[4]	No	No	No	-		
	d[5]	No	No	No	-		
	d[6]	No	No	No	-		
	a[7]	No	No	No	-		
/		Register Coverage					
/	Name	Toggled	1->0	0->1	ToggleCount		
	ff_out[0]	Yes	Yes	Yes	3		
	ff_out[1]	Yes	Yes	Yes	2		
	ff_out[2]	Yes	Yes	Yes	1		
	ff_out[3]	No	No	Yes	-		
	ff_out[4]	No	No	No	-		
	ff_out[5]	No	No	No	-		
	ff_out[6]	No	No	No	-		
	ff_out[7]	No	No	No	-		

- n Recognizes some portion of sequential logic as an FSM and reports which FSM states and which state transitions (among all possible) were executed
- n FSM coverage can tell which parts of the design are implemented as FSMs and gives specific information, which other kinds of coverage do not provide, on all possible sequences of state transitions
#### Verilog source code

```
parameter idle = 2'b00,
          first = 2'b01,
          second = 2'b10,
          third = 2'b11;
 always @ (posedge clk or posedge rst)
 if (rst) state= idle;
 else
          state=next;
 always @(in )
begin
   next = state; // by default hold case
(state)
   case (state)
    idle : if (in) next = first;
    first : if (in) next = second;
    second : if (in) next = third;
    third : if (in) next = idle;
    default: next = idle;
   endcase
 end
```

#### FSM coverage report ( no cm\_count )

FSM	state					
// state coverage results						
	idle	Covered				
	first	Covered				
	second	Covered				
	third	Covered				
// state tra	insition coverage results					
	idle->first	Covered				
	first->idle	Not Covered				
// sequence	coverage results					
	idle->first	Covered				
	first->idle	Not Covered				
	idle->first->second	Covered				
	first->second->idle	Not Covered				
	first->second->third	Covered				
	third->idle->first->second	Covered				
	idle->first->idle	Not Covered Loop				
	idle->first->second->third->idle	Covered Loop				

# FSM Coverage - Example 1 (cont.)

## 8-20

### Verilog source code

```
parameter idle = 2'b00,
           first = 2'b01,
           second = 2'b10,
           third = 2'b11;
  always @ (posedge clk or posedge
rst)
  if (rst) state= idle;
  else
           state=next;
 always @(in )
 begin
    next = state; // by default hold
case (state)
    case (state)
     idle : if (in) next = first;
     first : if (in) next = second;
     second : if (in) next = third;
     third : if (in) next = idle;
     default: next = idle;
    endcase
 end
```

#### FSM coverage report (with cm\_count)

FSM	state		
// state cov	verage results		
	idle		2
	first		2
	second		2
	third		2
// state tra	ansition coverage	results	
	idle->first		2
	first->idle		0
	first->second		2
	second->idle		0
	second->third		2
	third->idle		1
// sequence	coverage results		
	idle->first		Covered
	first->second->tl	nird->idle	Covered
	second->third->id	dle->first	Covered
	third->idle->fira	st->second	Covered
	idle->first->idle	Not Covered Loop	
//			
11	Single FSM Cov	verage Summmary	
	TOTAL	COVERED	PERCENT
States	4	4	100.00
Transitions	б	4	66.67
Sequences	25	16	64.00

n Tracks which paths in an initial or always block were executed

I Checks consecutive branches through the RTL

I Branching statements can be "if" or "case" statements

```
module dev (out,clk,c1,c2,c3,c4,i1,i2);
input clk, c1, c2, c3, c4, i1, i2;
output out;
reg out,c,d,b;
always @(posedge clk)
begin
   out = 1'b0;
   if (c1)
      begin
         out = i1 && i1;
         if (c2)
             b = i1 \parallel i2;
      end
   if (c3)
      c = -i1:
   else
      c = ~i2:
   case (c4)
      1'b0: d = 1'b0;
      1'b1 : d = 1'b1;
    endcase
end
endmodule
```

### n Behavioral code

- ı Line
- I Condition
- ı Path
- ı FSM

### n RTL code

- ı Line
- I Condition
- ı Path
- I Toggle (not recommended)
- ı FSM

### n Gate-level code

ı Toggle

- **n** VCM functionality is tightly integrated into VCS
- n At compilation/elaboration time, it instruments the design for collection of coverage data and creates a coverage database
- n At simulation time, it collects coverage data and fills the coverage database
  - Usual simulation time overhead is no more than 20%-30%
  - I Toggle coverage is expensive, up to 3 times overhead
- n At post-simulation time there are two modes:
  - I Batch mode: to generate coverage report file and grade test cases
  - I GUI mode: to show and manipulate coverage data in graphical form



8-24

## Excluding Lines, Source Files, and Module Instances from Coverage

## **n** Use pragmas (meta-comments) in VHDL/Verilog source code

- u Pragmas for Verilog:
  - //VCS coverage on
  - //VCS coverage off
- u Pragmas for VHDL:
  - -- VCS coverage on
  - -- VCS coverage off

### **n** Design Compiler pragmas act the same for coverage:

//synopsys translate\_off

//synopsys translate\_on

### Compile-time/report-time configuration file ( -cm\_hier <name\_of\_file> ) allows inclusion/exclusion of any instance, module/entity, or subhierarchy

8-25

- n %> vcs sourcefiles -cm <coverage\_type> <other
   coverage options>
- n -cm <coverage\_type> specifies the type of coverage to collect
- **n** The options are:
  - I line Enables statement (line) coverage
  - I tgl Enables toggle coverage
  - I cond Enables condition coverage
  - I fsm Enables FSM coverage
  - I path Enables path coverage
- n Any combination of coverage types can be enabled simultaneously
  - i -cm cond+tgl+line+fsm+path

- **n** Default location for coverage data:
  - ı ./simv.cm directory for Verilog and Verilog top designs
- n Use -cm\_dir to specify an alternate location and/or name of the coverage database
- n Renaming simv with -o (-exe) will also rename simv.cm
- n Compiling with

%> vcs *sourcefiles* -o mysimv -cm line

- n Will create a mysimv.cm coverage directory
- **n** -cm\_dir option takes precedence over -o (-exe)

# **Compile-Time Coverage Options**

- n -cm\_ cond <arguments> different features of condition coverage
- -cm\_count enables counting how many times constructs were executed ( for line, condition, toggle, and FSM coverage)
- -cm\_noconst excludes constructs that cannot be covered because some operands are constants (not supported across module boundaries)
- **n** -cm\_fsmcfg specifies FSM coverage configuration file
- n -cm\_hier configuration file, which includes/excludes parts of design for different kinds of coverage

Important note: do not use +rad option; it will change coverage results

%> simv -cm <coverage\_type> <other coverage options>

- n Simulation-Time Coverage Options
- -cm\_name filename specifies the name of the intermediate data files (highly recommended)
- -cm\_glitch period specifies a glitch period during which
   VCS does not monitor for coverage caused by value changes
   (recommended to use with period = 0)
- n -cm\_dir directory\_path\_name specifies an alternative name and location for the coverage database
- n -cm\_log filename specifies a log file for monitoring for coverage during simulation





# Report Files for Each Type of Coverage 8-31

- n cmView.short\_I A short report file containing only sections for instances in which all coverable objects were not covered. In these sections are only listed the uncovered objects. The report ends with summary information.
- n cmView.short\_ld Another short report file, for module definitions instead of module instances
- n cmView.hier\_I coverage of sub-hierarchies in the design
- n cmView.mod\_I coverage of instances in the design
- n cmView.mod\_ld coverage of each module in the design (summary of all module instances)
- n cmView.long\_I detailed coverage of each instance in the design
- n cmView.long\_ld detailed coverage of each module in the design

Note: file names shown are for line coverage

- n -cm\_tests <file\_name> defines names of tests cmView reads
- n -cm\_nocasedef excludes default choice of case statement from coverage
- n -cm\_autograde generates report file with absolute and relative coverage estimation of each test
- n -cm\_hier configuration file, which includes/excludes parts of design for different kinds of coverage
- -cm\_name specifies the name of report files (instead of default cmView)
   usually defines test case name for coverage database
- -cm\_report to change the position of summary in report files, ascending or descending order of covered instances
- n -cm\_verbose reports coverage summary in terms of tests and type of coverage

## **n** To get the total coverage for the design:

- Merge different test-case results for the same design (possibly with different test environments)
- Import module/block-level coverage results to the chiplevel design

## **n** Methods to Merge Coverage Results

- I Method 1: Build the simv executable once, then simulate several times sequentially using the same testbench but different inputs
- I Method 2: Build several simv executables and simulate sequentially or in parallel

Build the simv executable once, then simulate three times sequentially using the same testbench but different inputs

set COV =( line+cond+tgl+path+fsm )
#compilation for Coverage
vcs tst.v -cm \$COV
#simulation of all test cases
simv -cm \$COV +TEST1 -cm\_name TEST1
simv -cm \$COV +TEST2 -cm\_name TEST2
simv -cm \$COV +TEST3 -cm\_name TEST3
# merging Coverage for all test cases, and generation of report files

vcs -cm\_pp -cm \$COV -cm\_nocasedef -cm\_name TOTAL

# Autograding

- n Determines how much each test case contributes uniquely to the total coverage
- n Autograding is coverage-type dependent
  - I For example, a particular test case can be valuable for line coverage, but not for toggle or other types of coverage
- n Implemented for line, condition, toggle, and FSM coverage
- n cmView can generate an autograding report for one type of coverage per run
- n Autograding report provides the list of all test cases and their metrics:
  - Covered coverage for given test
  - Accumulated coverage summary of given test and previous ones
  - Difference additional coverage of given test over the previous accumulated +additional coverage of previous accumulated and missed in given test
  - Incremental additional coverage of given test over the previous test

**Commands:** 

```
vcs -cm_pp -b -cm line -cm_autograding 100
vcs -cm_pp -b -cm cond -cm_autograding 100
Line coverage
```

Test No.	Incremental	Difference	Covered	Accumulated	Test Name
0	82.35	82.35	82.35	82.35	TEST1
1	11.76	55.88	50.00	94.12	TEST2
2	5.88	70.59	35.29	100.00	TEST3

### **Conditional coverage**

Test No.	Incremental	Difference	Covered	Accumulated	Test Name
0	66.67	66.67	66.67	66.67	TEST1
1	16.67	83.33	16.67	83.33	TEST2
2	0.00	66.67	16.67	83.33	TEST3

- **n** Integration with VCS
- n Supports line, condition, toggle, FSM and Path
- **n** Graphical and text based results
- **n** Automatic and/or custom coverage

I Now extended with Tcl

- **n** Merge coverage for a design using different tests
- n Autograding helps create more efficient testbenches

