
Digital Phase-Locked Loops


Salvatore Levantino



POLITECNICO
MILANO 1863

San Diego, 8 April 2018

Most Typical PLL Implementation



Motivation to Investigate Digital PLLs



- The **analog filter** takes up large area and suffers from leakage current
- The **charge pump** suffers from mismatch, limited output resistance and adds noise
- Therefore, **area and power** of analog PLLs do not scale down with process
- The application of **spur/noise cancellation techniques** in analog PLLs is problematic
- **Cost of design/verification** doesn't go down

Outline of Talk



- From analog to digital PLLs
- Analysis and design of **digital PLLs**
- Multi-bit TDC vs **bang-bang PD**
- Automatic control of **loop BW**
- **Fractional-N** synthesis with digital PLLs
- **Examples** of practical implementations

From Analog to Digital PLLs

From Analog to Digital PLL




Going “More Digital”




[R.B. Staszewski, *ISSCC*, '04]
[R. Tonietto, *ESSCIRC*, '06]
[C.-M. Hsu, *ISSCC*, '08]


Time-To-Digital Conversion



Digitally-Controlled Oscillator



Opportunities and Challenges of DPLL




- **Loop filter** scales down
- **No charge pump** (noise, power, area)
- Friendly to **calibration algorithms**
- Issue: **quantization noise**

Analysis and Design of Digital PLLs

TDC and DCO Quantization


Mid-tread Quantizer




Deriving a Model at Reference Rate

- $t_v[k]$ is timestamp of divider positive edges
- $\Delta t[k]$ is time error at TDC input


Digital PLL Model




First Approximation



Linear Model:




Second Approximation




Narrowband approximation




$$z^{-1} = e^{-sT_r} \cong 1 - sT_r$$



Loop Bandwidth




$$\mathbf{G}_{\text{loop}}(\mathbf{s}) = \left(1 + \frac{\alpha}{\beta} \frac{1}{\mathbf{s}T_r} \right) \cdot \frac{N\beta K_T}{\mathbf{s}T_r t_{\text{res}}}$$



$$\omega_u \cong \frac{N\beta K_T}{T_r t_{\text{res}}}, \quad \omega_z = \frac{\alpha}{\beta} \cdot \frac{1}{T_r}$$

TDC Resolution vs. Bandwidth Trade-Off



$$\omega_u \cong \frac{N\beta K_T}{T_r t_{res}}$$

$$f_{v0} = 3.6 \text{ GHz}$$

$$f_r = 50 \text{ MHz}$$

$$K_T = 0.9 \text{ fs/unit cap}$$

$$\beta = 4$$


$$f_u = 100 \text{ kHz}$$

$$t_{res} = 20 \text{ ps}$$


- Wider BW demands smaller t_{res}

Output Spectrum with no added noise

- Large tones indicates that q_{tdc} is periodic



Quantization Noise of Standard DPLL



- If $q_{tdc}[k]$ has uniform distribution and $q_{dco}[k]$ is negligible, then **quantization noise** is

$$\sigma_{\Delta t} = \frac{t_{res}}{\sqrt{12}}$$

$$t_{res} = 20 \text{ ps}$$


$$f_{v0} = 3.6 \text{ GHz}$$

$$\sigma_{\Delta t} = 5.8 \text{ ps}$$

$$\Phi_{rms} = -18 \text{ dBc}$$


Output Spectrum with added noise

- White reference noise added



Output Spectrum of Digital PLL

- TDC resolution vs. bandwidth trade-off




Summary

- In standard DPLLs, **PLL bandwidth** is inversely proportional **to TDC resolution**
- **Quantization noise** is mainly limited by TDC resolution and it has to be lower than **random noise**
- In wireless applications, **ps or sub-ps TDC** resolution may be required
- This has driven significant effort in the **design of very high-resolution TDCs**


Multi-bit TDC vs. Bang-Bang Phase Detector

Mid-rise Coarse TDC or “Bang-Bang” PD

Mid-rise Quantizer



Model of Bang-Bang DPLL




- For $H(z) = \beta$:

$$\Delta t[k+1] - \Delta t[k] = T_0 - N\beta K_T \cdot Q(\Delta t[k]/t_{\text{res}})$$

Quantization Noise of Bang-Bang DPLL

$$\Delta t[k+1] - \Delta t[k] = T_0 - N\beta K_T \cdot Q(\Delta t[k]/t_{\text{res}})$$




Assuming
coarse TDC

$$t_{\text{res}} > T_0 + N\beta K_T$$

Quantization Noise of Bang-Bang DPLL

$$\Delta t[k+1] - \Delta t[k] = T_0 - N\beta K_T \cdot Q(\Delta t[k]/t_{\text{res}})$$



Irrational ($T_0/N\beta K_T$)



$p(\Delta t)$ is uniform



$$\sigma_{\Delta t, \text{lc}} = \frac{\Delta t_{\text{pp}}}{\sqrt{12}} = \frac{N\beta K_T}{\sqrt{3}}$$

Tradeoffs in Quantization Noise in BB-DPLLs

- For $H(z) = \left(\frac{\alpha}{1-z^{-1}} + \beta \right) \cdot z^{-D}$: [N. Da Dalt, TCAS-I, '05]

$$\sigma_{\Delta t, lc} = (1 + D) \cdot \frac{N\beta K_T}{\sqrt{3}}$$

- Loop quantization no longer limited by t_{res} (**TDC resolution**), but only by βK_T (**DCO granularity**)
- Quantization increases as **filter latency D** (number of clock cycles)

Quantization Noise: Mid-Tread vs Mid-Rise

Mid-Tread

$$\sigma_{\Delta t} = \frac{t_{\text{res}}}{\sqrt{12}}$$

$$t_{\text{res}} = 20 \text{ ps}$$

$$f_{v0} = 3.6 \text{ GHz}$$

$$\sigma_{\Delta t} = 5.8 \text{ ps}$$

$$\Phi_{\text{rms}} = -18\text{dBc}$$

Mid-Rise or “Bang-Bang”

$$\sigma_{\Delta t, \text{lc}} = (1 + D) \cdot \frac{N\beta K_T}{\sqrt{3}}$$

$$K_T = 0.92 \text{ fs/b}$$

$$f_{v0} = 3.6 \text{ GHz}$$


$$N = 72, D = 1$$

$$\sigma_{\Delta t} = 0.344 \text{ ps}$$


$$\Phi_{\text{rms}} = -42\text{dBc}$$

Output Spectrum of Bang-Bang DPLL

- Periodic quantization error (a.k.a. **limit cycle**)




Phase Detector under *Random Noise Regime*



Averaged detector output follows the averaged time error (within a certain range)

Detector Characteristic gets Smoothened




[Y. Choi, *TCAS-II*, Nov. '03]

[J. Lee, *JSSC*, Sep. '04]



$$F(\bar{\Delta t}) = E\{Q(\Delta t)\} = \int_{-\bar{\Delta t}}^{+\infty} p(\Delta t) d\Delta t - \int_{-\infty}^{-\bar{\Delta t}} p(\Delta t) d\Delta t$$

Gain of Phase Detector




The gain of the detector is inversely proportional to the detector input jitter (within a certain range)

Bang-Bang DPLL in “Random-Noise Regime”




- If Δt has Gaussian distribution (i.e. **noise dominates over quantization**), the average of $e[k]$ is locally proportional to Δt

Equivalent Linear Model




$$K_{pd} = \frac{\eta}{\sigma_{\Delta t}}, \quad \text{where} \quad \eta = \sqrt{\frac{2}{\pi}}$$



$$\omega_u \cong \frac{\eta N \beta K_T}{T_r \sigma_{\Delta t}}, \quad \omega_z = \frac{\alpha}{\beta} \cdot \frac{1}{T_r}$$

Loop Bandwidth of Bang-Bang DPLL




$$\omega_u \cong \eta \frac{N\beta K_T}{T_r \sigma_{\Delta t}}$$

$$\begin{aligned} f_r &= 50 \text{ MHz} \\ N\beta K_T &= 260 \text{ ps/unit} \\ f_u &= 1 \text{ MHz} \\ \sigma_{\Delta t} &= 1.65 \text{ ps} \end{aligned}$$

- Valid in random-noise regime
- Wide BW** can be achieved with a coarse TDC

[M. Zanusso, *TCAS-II*, '09]

Standard DPLL vs. Bang-Bang PLL




Summary

- In bang-bang DPLLs, **quantization error and loop BW** are NOT limited by **TDC resolution**
- At wide loop bandwidths, bang-bang DPLLs allows **same noise performance** as those employing high-resolution TDCs
- Given their lower power consumption, bang-bang DPLLs offer **better noise/power trade-off** than standard DPLLs

Automatic Control of Loop BW

Loop BW sensitive to Noise





(From previous slide)

$$\omega_u \cong \frac{\eta N \beta K_T}{T_r \sigma_{\Delta t}}$$


- The loop BW of BBPLLs is inversely proportional to jitter

Loop BW sensitive to Analog Parameters




- In any PLL, loop BW depends on PVT and output frequency (via K_{tdc} and K_T)

Solution: Loop Gain Normalization




- If $g[k] = G$, loop gain and BW are now **insensitive to PVT**

How to Estimate Gain “G” (I)




How to Estimate Gain “G” (II)



- We build a **digital replica** of analog section
- and feed a **training sequence** $q[k]$


[Marzin, /SSCC, 2014]

How to Estimate Gain “G” (III)




- Feedback equalizes gains of the two paths

Digital PLL with BW Calibration (I)




- $\Delta\Sigma$ quantization used as training sequence

Digital PLL with BW Calibration (II)




- $\Delta\Sigma$ quantization used as training sequence

Digital PLL with BW Calibration (III)



- $\Delta\Sigma$ quantization used as training sequence

Digital PLL with BW Calibration (IV)




- $\Delta\Sigma$ quantization used as training sequence

Summary

- Loop gain and **BW of DPLLs** (and bang-bang DPLLs) can be made **independent of analog parameters** via a background automatic regulation
- **$\Delta\Sigma$ quantization error** is used as **training sequence** (no added noise)
- Loop gain is estimated with correlation

Fractional-N Frequency Synthesis with Digital PLLs


Conventional Fractional-N Synthesizer



[S. Pamarti, JSSC, Jan. '04]
[M. Gupta, JSSC, Dec. '06]


- Quantization of $\Delta\Sigma$ is subtracted at PD out
- Needs **calibration** of DAC gain

Fractional-N with Bang-Bang Phase Detect




- The application of bang-bang TDC to fractional-N case is **not straightforward**
- Quantization noise saturates the detector, which works in the **limit-cycle regime**

Spectrum of Bang-Bang Fractional-N



Solution: Fractional-N Bang-Bang




- **$\Delta\Sigma$ noise is cancelled out via a low-power high-resolution DTC**

[Tasca, /SSCC, 2011]


Examples of Practical Implementations

Bang-Bang DPLL for Frequency Synthesis (I)




- DTC segmented in two 6-bit banks
- 10 equivalent bits

Bang-Bang DPLL for Frequency Synthesis (II)



- Feedback to estimate coarse DTC gain a_0 and fine DTC gain a_1


Bang-Bang DPLL for Frequency Synthesis



- Adaptive predistortion to reduce spurs
- 5-level TDC to speed up lock

[Levantino, JSSC, 2014]


Die Photograph



- Bang-Bang DPLL
- **65nm CMOS**
- Active area:
 0.52mm^2
- Supply: 1.2V
- Power: **4.2mW**
- **2.9-4.0GHz** out
- **40MHz** ref


Measured Spectrum of Bang-Bang PLL

PS	PHASE NOISE			
	Settings	Residual Noise		Spot Noise [T1]
Signal Freq:	3.600902 GHz	Evaluation from 3 kHz to 30 MHz		1 kHz ** Not Valid **
Signal Level:	-5.52 dBm	Residual PM	0.652 °	10 kHz -99.19 dBc/Hz
Signal Freq Δ:	-38.41 Hz	Residual FM	40.594 kHz	100 kHz -99.48 dBc/Hz
Signal Level Δ:	-0.48 dBm	RMS Jitter	0.5028 ps	1 MHz -110.00 dBc/Hz




- Frequency is 50kHz offset from 3.6GHz

Measured Spur Level of Bang-Bang DPLL




Lock Time of Bang-Bang DPLL




- The presence of the **coarse midrise TDC** allows fast lock of the bang-bang DPLL
- Lock time is below $150 \mu\text{s}$

[Levantino, *ESSCIRC*, 2016]

PLL Figure of Merit (Fractional-N LC DPLL)




Bang-Bang DPLL w/Automatic BW Regulator



- **Resistor-string DAC and RC filter** provides fine frequency resolution and good filtering of quantization noise
- **Gain normalization** for automatic BW regulation


[Marzin, ISSCC, 2014]

Test Chip




- Bang-Bang DPLL
- 65nm CMOS
- Active area: **0.2mm²**
- Supply voltage: **1.2V**
- Power: **4.5mW**
- Calibration loop dissipation: **0.04mW**
- Frequency range: **3-4GHz**

Measured Spectrum (300-kHz BW)





Measured Spectrum (2-MHz BW)





PN with Low Reference Noise

RS	PHASE NOISE		
	Settings	Residual Noise	
Signal Freq:	3.609994 GHz	Evaluation from	10 kHz to 10 MHz
Signal Level:	-8.71 dBm	Residual PM	0.861 °
Signal Freq Δ :	5.06 Hz	Residual FM	23.753 kHz
Signal Level Δ :	-0.01 dBm	RMS Jitter	0.6628 ps




PN with High Reference Noise w/o Cal.

RS	PHASE NOISE		
	Settings	Residual Noise	
Signal Freq:	3.609994 GHz	Evaluation from 10 kHz to 10 MHz	
Signal Level:	-8.71 dBm	Residual PM	0.861 °
Signal Freq Δ: Δ	5.06 Hz	Residual FM	23.753 kHz
Signal Level Δ: Δ	-0.01 dBm	RMS Jitter	0.6628 ps



PN with High Reference Noise with Cal.

RS	PHASE NOISE				
	Settings	Residual Noise		Spot Noise [T3]	
Signal Freq:	3.609994 GHz	Evaluation from 10 kHz to 10 MHz		1 kHz	** Not Valid **
Signal Level:	-8.71 dBm	Residual PM	0.861 °	10 kHz	** Not Valid **
Signal Freq Δ:Δ	5.06 Hz	Residual FM	23.753 kHz	100 kHz	-101.73 dBc/Hz
Signal Level Δ: Δ	-0.01 dBm	RMS Jitter	0.6628 ps	1 MHz	-103.65 dBc/Hz



Summary

- **DPLLs with bang-bang detectors** (i.e. coarse TDCs with mid-rise quantization) **can be employed even in fractional-N frequency synthesis**
- In practice, they require a **DTC block with fine resolution**, whose performance can be improved leveraging **oversampling techniques** and **digital pre-distortion**
- DTCs are easier to be designed than TDCs
- Fractional-N BBPLLs maintain the **superior efficiency** (noise/power trade-off) over conventional DPLLs

Conclusions

- **Digital PLLs** exploit CMOS scaling and allow accurate **cancellation of fractional spurs** and **automatic bandwidth control**
- In Bang-Bang DPLLs assisted by DTC, performance is only limited by **DCO** and **DTC resolution**
- **Bang-Bang DPLLs assisted by DTC** allow same phase-noise performance and fractional-spur level as standard DPLLs at much lower power consumption

Acknowledgments

- My colleagues at Politecnico di Milano: *Prof. Carlo Samori and Prof. Andrea Lacaita*
- Our former PhD students: *Dr. Marco Zanuso, Dr. Davide Tasca, Dr. Giovanni Marzin*
- *Dr. Yorgos Palaskas and Dr. Stefano Pellerano, Intel Labs* who encouraged and partially supported this research

References for Further Reading (I)

- [1] **W. C. Lindsey and C. M. Chie**, “A Survey of Digital Phase-Locked Loops,” *Proc. IEEE*, vol. 69, no. 4, pp. 410–431, Apr. 1981.
- [2] **J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls**, “An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High- Performance Microprocessors,” *IEEE J. of Solid-State Circuits*, vol. 30, no. 4, pp. 412–422, Apr. 1995.
- [3] **R. B. Staszewski et al.**, “All-Digital TX Frequency Synthesizer and Discrete-Time Receiver for Bluetooth Radio in 130-nm CMOS,” *IEEE J. Solid-State Circuits*, vol. 39, no. 12, pp. 2278–2291, Dec. 2004.
- [4] **C.-M. Hsu, M. Z. Straayer, and M. H. Perrott**, “A Low-Noise Wide- BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation,” *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2776– 2786, Dec. 2008.
- [5] **A. Rylyakov, J. Tierno, H. Ainspan, J. O. Plouchart, J. Bulzacchelli, Z. Deniz, and D. Friedman**, “Bang-Bang Digital PLLs at 11 and 20 GHz with Sub-200 fs Integrated Jitter for High Speed Serial Communication Applications,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2009, pp. 94–96.
- [6] **E. Temporiti, C. Weltin-Wu, D. Baldi, M. Cusmai, and F. Svelto**, “A 3.5 GHz Wideband ADPLL with Fractional Spur Suppression through TDC Dithering and Feedforward Compensation,” *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2723–2736, Dec. 2010.
- [7] **M. Zanuso, S. Levantino, C. Samori, and A. L. Lacaita**, “A Wideband 3.6 GHz Digital $\Delta\Sigma$ Fractional-N PLL with Phase Interpolation Divider and Digital Spur Cancellation,” *IEEE J. Solid-State Circuits*, vol. 46, no. 3, pp. 627–638, Mar. 2011.

References for Further Reading (II)

- [8] **D. Tasca, M. Zanuso, G. Marzin, S. Levantino, C. Samori, and A. L. Lacaita**, “A 2.9-to-4.0GHz Fractional-N Digital PLL with Bang-Bang Phase Detector and 560fsrms Integrated Jitter at 4.5mW Power,” *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 2745–2758, Dec. 2011.
- [9] **R. Nonis, W. Grollitsch, T. Santa, D. Cherniak, and N. Da Dalt**, “A 2.4psrms-Jitter Digital PLL with Multi-Output Bang-Bang Phase Detector and Phase-Interpolator-Based Fractional-N Divider,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2013, pp. 356–357.
- [10] **S. Levantino, G. Marzin, and C. Samori**, “An Adaptive Pre-Distortion Technique to Mitigate the DTC Non-Linearity in Digital PLLs,” *IEEE J. of Solid-State Circuits*, vol. 49, no. 8, pp. 1762–1772, Aug. 2014.
- [11] **C. Weltin-Wu, G. Zhao, and I. Galton**, “A Highly-digital Frequency Synthesizer using Ring-Oscillator Frequency-to-Digital Conversion and Noise Cancellation,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2015, pp. 1–3.
- [12] **X. Gao, O. Burg, H. Wang, W. Wu, C. T. Tu, K. Manetakis, F. Zhang, L. Tee, M. Yayla, S. Xiang, R. Tsang, and L. Lin**, “A 2.7-to-4.3GHz, 0.16psrms-jitter, -246.8dB-FOM, Digital Fractional-N Sampling PLL in 28nm CMOS,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2016, pp. 174–175.
- [13] **N. Markulic, K. Raczkowski, E. Martens, P. E. P. Filho, B. Hershberg, P. Wambacq, and J. Craninckx**, “A Self-Calibrated 10Mb/s Phase Modulator with -37.4dB EVM Based on a 10.1-to-12.4GHz, -246.6dB- FOM, Fractional-N Subsampling PLL,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2016, pp. 176–177.
- [14] **T. Siriburanon, S. Kondo, K. Kimura, T. Ueno, S. Kawashima, T. Kaneko, W. Deng, M. Miyahara, K. Okada, and A. Matsuzawa**, “A 2.2GHz 242dB-FOM 4.2mW ADC-PLL using Digital Sub-Sampling Architecture,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2016, pp. 440– 441.

References for Further Reading (III)

- [15] **N. Da Dalt**, “Markov Chains-Based Derivation of the Phase Detector Gain in Bang-Bang PLL,” *IEEE Trans. Circuits and Systems II*, vol. 53, no. 11, pp. 1195–1199, Dec. 2006.
- [16] **N. Da Dalt**, “Linearized Analysis of a Digital Bang-Bang PLL and its Validity Limits Applied to Jitter Transfer and Jitter Generation,” *IEEE Trans. Circuits and Systems I*, vol. 55, no. 11, pp. 3663–3675, Nov. 2008.
- [17] **M. Zanuso, D. Tasca, S. Levantino, A. Donadel, C. Samori, and A. L. Lacaita**, “Noise Analysis and Minimization in Bang-Bang Digital PLLs,” *IEEE Trans. Circuits and Systems II*, vol. 56, no. 11, pp. 835–839, Nov. 2009.
- [18] **M. Z. Straayer and M. H. Perrott**, “A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping,” *IEEE J. Solid-State Circuits*, vol. 44, no. 4, pp. 1089–1098, Apr. 2009.
- [19] **M. Talegaonkar, T. Anand, A. Elkholy, A. Elshazly, R. K. Nandwana, S. Saxena, B. Young, W. Choi, and P. K. Hanumolu**, “A 4.4–5.4GHz Digital Fractional-N PLL using Frequency-to-Digital Converter,” in *IEEE Symposium on VLSI Circuits*, Jun. 2014, pp. 1–2.
- [20] **C. Venerus and I. Galton**, “A TDC-Free Mostly-Digital FDC-PLL Frequency Synthesizer With a 2.8-3.5 GHz DCO,” *IEEE J. of Solid-State Circuits*, vol. 50, no. 2, pp. 450–463, Feb. 2015.
- [21] **V. K. Chillara, Y.-H. Liu, B. Wang, A. Ba, M. Vidojkovic, K. Philips, H. de Groot, and R. B. Staszewski**, “An 860 μ W 2.1-to-2.7GHz All-Digital PLL-Based Frequency Modulator with a DTC-Assisted Snap-shot TDC for WPAN (Bluetooth Smart and ZigBee) Applications,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2014, pp. 172–173.

References for Further Reading (IV)

- [22] **S. Sievert, O. Degani, A. Ben-Bassat, R. Banin, A. Ravi, B. U. Klepser, Z. Boos, and D. Schmitt-Landsiedel**, “A 2GHz 244fs-Resolution 1.2ps- Peak-INL Edge-Interpolator-Based Digital-to-Time Converter in 28nm CMOS,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2016, pp. 52–54.
- [23] **G. Marzin, S. Levantino, C. Samori, and A. Lacaita**, “A Background Calibration Technique to Control Bandwidth in Digital PLLs,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2014, pp. 54–55.
- [24] **S. Levantino**, “Bang-Bang Digital PLLs,” in *Proc. of IEEE European Solid-State Circ. Conf.*, Sep. 2016, pp. 329-334.
- [25] **A.T. Narayanan, M. Katsuragi, K. Kimura, S. Kondo, K. K. Tokgoz, K. Nakata, W. Deng, K. Okada, A. Matsuzawa**, “A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator With an FoM of -250 dB,” *IEEE Journal of Solid-State Circuits*, vol. 51, no. 7, Jul. 2016.