BOSTON UNIVERSITY

COLLEGE OF ENGINEERING

DISSERTATION

# JITTER IN RING OSCILLATORS

BY

JOHN ARTHUR McNEILL A. B., Dartmouth College, 1983 M. S. E. E., University of Rochester, 1991

Submitted in partial fulfillment of the requirements for the degree Doctor of Philosophy 1994

© Copyright by JOHN ARTHUR McNEILL 1994

Approved by

First Reader	
	Dr. Anton Mavretic
	Associate Professor of Electrical Engineering
Second Reader	
	Mr. Lawrence DeVito
	Special Services Appointed Professor
Third Reader	 Dr. David Perreault
	Associate Professor of Electrical Engineering
Fourth Reader	
	Dr. Mark Horenstein
	Associate Professor of Electrical Engineering

# Acknowledgments

The work in this thesis would not have been possible without many people whose contributions are now acknowledged.

At Analog Devices Semiconductor:

Larry DeVito, Rosamaria Croughwell, and Alex Gusinov, engineers with whom it was a genuine pleasure to work;

Bob Surette, for outstanding support in laboratory measurements;

Tony Freitas, for considerable layout expertise;

Dennis Buss, for all-important financial support;

Maryanne Masterson and Frank Holden for fabrication and trim support;

Bob Adams, Paul Brokaw, Barrie Gilbert, Janos Kovacs, and Chris Mangelsdorf for enlightening conversations.

# At Tektronix:

Scott Casstevens, for providing the CSA803A for high accuracy jitter measurements; Laszlo Dobos, for his insights into jitter.

At Boston University:

Anton Mavretic, for his direction and support;

- David Perreault, Mark Horenstein, and Emile Gergin for their time and effort on the dissertation committee;
- The faculty and staff, particularly Professor Lev Levitin, graduate coordinators Mike Ruane and Roscoe Giles, Dean William Taft, Chairman Thomas Kincaid, and Director Wayne Rennie.
- Most importantly, I thank my family especially my wife, Kristina for their love, patience, and support.

#### JITTER IN RING OSCILLATORS

(Order No.

#### JOHN ARTHUR McNEILL

)

Boston University, College of Engineering, 1994

Major Professor: Dr. Anton Mavretic,

Associate Professor of Electrical Engineering

# ABSTRACT

This thesis describes a methodology for analyzing and predicting jitter (phase noise) in ring oscillators. Due to their high operating frequency and ease of integration, use of rings in jitter sensitive applications is becoming more common. One example is in data communication, where a ring is used as the voltage controlled oscillator (VCO) in a phase-locked loop (PLL). Despite the wide use of ring oscillators, their jitter performance has been poorly understood.

The first step in developing this methodology is a technique for relating various measures of jitter in PLLs. The technique establishes correspondence among time and frequency domain measures of jitter with the PLL loop open or closed. Results are given when this time/frequency technique is applied to jitter measurements from an existing PLL.

The next step is to determine the fundamental sources of jitter in rings and how they affect the measured performance. A review of analysis techniques for harmonic and relaxation oscillators shows that a different approach is needed to design for low jitter in rings. The approach taken follows naturally from the time/frequency jitter technique developed in the first part of the thesis. A major contribution is the identification of a design figure of merit which is independent of both the ring frequency and number of stages. Experimental results from several rings of different lengths demonstrate that jitter depends primarily on thermal noise sources in the delay stage, and has little to do with the number of stages in the ring.

The final result is a simple design procedure which gives explicit constraints on circuit elements as a function of desired jitter performance. The design of a low jitter ring VCO for a 155 MHz clock recovery PLL is described. Some of the inherent limitations of the

ring architecture, as well as design techniques for dealing with those limitations, are discussed. Test results are presented for the PLL, which has been fabricated in a dielectrically isolated complementary bipolar process.

# **Table of Contents**

Acknowledgmentsiv			
Abstractv			
Table of Conte	entsvii		
List of Figures	s and Tablesxi		
List of Symbo	lsxv		
List of abbrev	iations and acronymsxviii		
1. Introduction	n1		
Structure of	of this thesis1		
1.1 App	lications		
1.1.1	Clock recovery in serial data transmission		
1.1.2	Methods of clock recovery6		
1.1.3	Other Applications6		
1.1.4	Summary7		
1.2 Phas	e and Jitter Concepts in PLL-based Clock Recovery		
1.2.1	VCO and phase9		
1.2.2	Response of PLL to input signal and VCO phase noise12		
1.2.3	Summary15		
1.3 Туре	es of VCOs16		
1.3.1	LC/resonant16		
1.3.2	Multivibrator16		
1.3.3	Ring oscillator17		
1.3.4	Summary: Focus on ring oscillator design techniques17		
1.4 How	to measure phase		
1.4.1	Phase measures in time and frequency domains		
1.4.2	Time domain: Two sample standard deviation21		
1.4.3	Other time domain measures		
1.4.4	Frequency domain phase measures24		
1.4.5	Summary		
1.5 Mea	sures that will be related in this thesis		

	1.5.1	Case (i): Frequency domain, VCO open loop	26
	1.5.2	Case (ii): Frequency domain, VCO closed loop	
	1.5.3	Case (iii): Time domain, closed loop, transmit clock ref	30
	1.5.4	Case (iv): Time domain, closed loop, self referenced	32
	1.5.5	Case (v): Time domain, open loop, self referenced	34
	1.5.6	Summary	
	1.6 Moti	ivation and goals of this work	
	1.6.1	Goals	
	1.6.2	Other benefits	
	1.6.3	Summary	
2.	Technique	for relating time / frequency domain jitter measures	40
	2.1 Theo	pretical development	40
	2.1.1	Case (i): Frequency domain, VCO open loop	40
	2.1.2	Case (ii): Frequency domain, PLL closed loop	41
	2.1.3	Case (iii): Time domain, closed loop, transmit clock ref	41
	2.1.4	Case (iv): Time domain, closed loop, self referenced	42
	2.1.5	Case (v): Time domain, open loop, self referenced	42
	2.2 Expe	erimental verification	45
	2.2.1	PLL with multivibrator VCO	45
	2.2.2	Ring VCO	
	2.2.3	Discussion of results	53
	2.3 Chap	pter summary	54
3.	Analysis of	jitter in ring oscillators	55
	3.1 Review	w of jitter analysis in different types of oscillators	55
	3.1.1	Harmonic oscillators	56
	3.1.2	Relaxation oscillator	60
	3.1.3	Ring oscillator	64
	3.2 Jitter 1	model theoretical development	65
	3.2.1	Approach	65
	3.2.2	Special case: Independent delay errors give 1/f <sup>2</sup> spectrum	70
	3.2.3	General case: Correlated delay errors	73
	3.2.4	Simplified procedure for long delay asymptote	77

3.2.6       Methodology       80         3.3       Applying model to circuit design.       81         3.3.1       Sources of jitter in individual delays.       81         3.3.2       Causes of period-to-period coupling that increase jitter       84         3.4       Experimental verification       87         3.5       Chapter summary.       91         4. Sources of jitter in ring oscillators.       92         4.1       Simple differential pair       92         4.1.1       Thermal noise of load resistors.       94         4.1.2       Tail current noise.       98         4.1.3       Switching of input noise       10         4.1.4       Summary of noise contributions       10         4.1.4       Summary of noise contributions       10         4.1.2       Tail current noise.       10         4.1.3       Switching of input noise       10         4.1.4       Summary of noise contributions       10         4.2       Experimental Verification       11         4.2.1       Simulation       11         4.2.2       Hardware tests       11         4.3       Implications for design and simulation       12         5.1       VCO Requi	3	B.2.5 Development in terms of gate delays	79
3.3 Applying model to circuit design       81         3.3.1 Sources of jitter in individual delays       81         3.3.2 Causes of period-to-period coupling that increase jitter       84         3.4 Experimental verification       87         3.5 Chapter summary       91         4. Sources of jitter in ring oscillators       92         4.1 Simple differential pair       92         4.1.1 Thermal noise of load resistors       94         4.1.2 Tail current noise       98         4.1.3 Switching of input noise       10         4.1.4 Summary of noise contributions       10         4.2.2 Hardware tests       11         4.3 Implications for design and simulation       12         4.4 Comparison with jitter in harmonic oscillator       12         5. Design of low jitter VCO for AD806.       12         5.1.1 Low jitter       12         5.1.2 Very low duty cycle distortion       12         5.1.3 Quadrature       12         5.1.4 Control constant linearity       13         5.1.5 Low power       13         5.2 Ring oscillator design       13	3	3.2.6 Methodology	80
3.3.1       Sources of jitter in individual delays.       .81         3.3.2       Causes of period-to-period coupling that increase jitter       .84         3.4       Experimental verification       .87         3.5       Chapter summary.       .91         4. Sources of jitter in ring oscillators.       .92         4.1       Simple differential pair.       .92         4.1.1       Thermal noise of load resistors.       .94         4.1.2       Tail current noise.       .98         4.1.3       Switching of input noise       .10         4.1.4       Summary of noise contributions       .10         4.1.4       Summary of noise contributions       .10         4.1.2       Tail current noise.       .11         4.2       Experimental Verification       .11         4.2.1       Simulation       .11         4.2.2       Hardware tests       .11         4.3       Implications for design and simulation.       .12         4.4       Comparison with jitter in harmonic oscillator       .12         5.1       VCO Requirements.       .12         5.1.1       Low jitter.       .12         5.1.2       Very low duty cycle distortion       .12         5.1	3.3	Applying model to circuit design	81
3.3.2 Causes of period-to-period coupling that increase jitter	3	3.3.1 Sources of jitter in individual delays	81
3.4       Experimental verification       87         3.5       Chapter summary       91         4. Sources of jitter in ring oscillators       92         4.1       Simple differential pair       92         4.1.1       Thermal noise of load resistors       94         4.1.2       Tail current noise       98         4.1.3       Switching of input noise       10         4.1.4       Summary of noise contributions       10         4.1.4       Summary of noise contributions       10         4.1.2       Hardware tests       11         4.2       Experimental Verification       11         4.2.1       Simulation       11         4.2.2       Hardware tests       11         4.3       Implications for design and simulation       12         4.4       Comparison with jitter in harmonic oscillator       12         4.5       Chapter summary       12         5.1       VCO Requirements       12         5.1.1       Low jitter       12         5.1.2       Very low duty cycle distortion       12         5.1.3       Quadrature       12         5.1.4       Control constant linearity       13         5.1.5 <td>3</td> <td>3.3.2 Causes of period-to-period coupling that increase jitter</td> <td>84</td>	3	3.3.2 Causes of period-to-period coupling that increase jitter	84
3.5Chapter summary914. Sources of jitter in ring oscillators924.1Simple differential pair.924.1.1Thermal noise of load resistors944.1.2Tail current noise984.1.3Switching of input noise.104.1.4Summary of noise contributions.104.2Experimental Verification114.2.1Simulation.114.2.2Hardware tests.114.3Implications for design and simulation124.4Comparison with jitter in harmonic oscillator.125.Design of low jitter VCO for AD806125.1.1Low jitter125.1.2Very low duty cycle distortion.125.1.3Quadrature.125.1.4Control constant linearity.135.2Ring oscillator design.13	3.4	Experimental verification	87
4. Sources of jitter in ring oscillators.       92         4.1 Simple differential pair       92         4.1.1 Thermal noise of load resistors.       94         4.1.2 Tail current noise.       98         4.1.3 Switching of input noise.       10         4.1.4 Summary of noise contributions       10         4.1.4 Summary of noise contributions       10         4.2 Experimental Verification.       11         4.2.1 Simulation       11         4.2.2 Hardware tests       11         4.3 Implications for design and simulation.       12         4.4 Comparison with jitter in harmonic oscillator       12         5. Design of low jitter VCO for AD806.       12         5.1 VCO Requirements       12         5.1.2 Very low duty cycle distortion       12         5.1.3 Quadrature       12         5.1.4 Control constant linearity       13         5.1.5 Low power       13         5.2 Ring oscillator design       13	3.5	Chapter summary	91
4. Sources of jitter in ring oscillators       92         4.1 Simple differential pair       92         4.1.1 Thermal noise of load resistors       94         4.1.2 Tail current noise       98         4.1.3 Switching of input noise       10         4.1.4 Summary of noise contributions       10         4.2 Experimental Verification       11         4.2.1 Simulation       11         4.2.2 Hardware tests       11         4.3 Implications for design and simulation       12         4.4 Comparison with jitter in harmonic oscillator       12         5. Design of low jitter VCO for AD806       12         5.1 VCO Requirements       12         5.1.2 Very low duty cycle distortion       12         5.1.3 Quadrature       12         5.1.4 Control constant linearity       13         5.2 Ring oscillator design       13			
4.1 Simple differential pair.924.1.1 Thermal noise of load resistors.944.1.2 Tail current noise.984.1.3 Switching of input noise.104.1.4 Summary of noise contributions.104.2 Experimental Verification.114.2.1 Simulation.114.2.2 Hardware tests.114.3 Implications for design and simulation.124.4 Comparison with jitter in harmonic oscillator.124.5 Chapter summary.125. Design of low jitter VCO for AD806.125.1 VCO Requirements.125.1.2 Very low duty cycle distortion.125.1.3 Quadrature.125.1.4 Control constant linearity.135.2 Ring oscillator design.13	4. Source	es of jitter in ring oscillators	92
4.1.1Thermal noise of load resistors944.1.2Tail current noise984.1.3Switching of input noise.104.1.4Summary of noise contributions.104.2Experimental Verification.114.2.1Simulation.114.2.2Hardware tests.114.3Implications for design and simulation.124.4Comparison with jitter in harmonic oscillator.124.5Chapter summary.125. Design of low jitter VCO for AD806.125.1.1Low jitter125.1.2Very low duty cycle distortion.125.1.3Quadrature.125.1.4Control constant linearity.135.2Ring oscillator design.13	4.1 \$	Simple differential pair	92
4.1.2Tail current noise984.1.3Switching of input noise.104.1.4Summary of noise contributions.104.2Experimental Verification.114.2.1Simulation.114.2.2Hardware tests.114.3Implications for design and simulation.124.4Comparison with jitter in harmonic oscillator.124.5Chapter summary.125. Design of low jitter VCO for AD806.125.1Low jitter.125.1.2Very low duty cycle distortion.125.1.3Quadrature.125.1.4Control constant linearity.135.2Ring oscillator design.13	4	1.1.1 Thermal noise of load resistors	94
4.1.3Switching of input noise104.1.4Summary of noise contributions104.2Experimental Verification114.2.1Simulation114.2.2Hardware tests114.3Implications for design and simulation124.4Comparison with jitter in harmonic oscillator124.5Chapter summary125. Design of low jitter VCO for AD806125.1Low jitter125.1.2Very low duty cycle distortion125.1.3Quadrature125.1.4Control constant linearity135.2Ring oscillator design13	4	1.1.2 Tail current noise	98
4.1.4Summary of noise contributions104.2Experimental Verification114.2.1Simulation114.2.2Hardware tests114.3Implications for design and simulation124.4Comparison with jitter in harmonic oscillator124.5Chapter summary125.Design of low jitter VCO for AD806125.1VCO Requirements125.1.1Low jitter125.1.2Very low duty cycle distortion125.1.3Quadrature125.1.4Control constant linearity135.1.5Low power135.2Ring oscillator design13	4	1.1.3 Switching of input noise	102
4.2       Experimental Verification       110         4.2.1       Simulation       110         4.2.2       Hardware tests       111         4.3       Implications for design and simulation       122         4.4       Comparison with jitter in harmonic oscillator       122         4.5       Chapter summary       122         5. Design of low jitter VCO for AD806       122         5.1       VCO Requirements       122         5.1.1       Low jitter       122         5.1.2       Very low duty cycle distortion       122         5.1.3       Quadrature       122         5.1.4       Control constant linearity       133         5.1.5       Low power       133         5.2       Ring oscillator design       133	4	1.1.4 Summary of noise contributions	108
4.2.1Simulation114.2.2Hardware tests114.3Implications for design and simulation124.4Comparison with jitter in harmonic oscillator124.5Chapter summary125.Design of low jitter VCO for AD806125.1VCO Requirements125.1.1Low jitter125.1.2Very low duty cycle distortion125.1.3Quadrature125.1.4Control constant linearity135.2Ring oscillator design13	4.2	Experimental Verification	110
4.2.2 Hardware tests114.3 Implications for design and simulation124.4 Comparison with jitter in harmonic oscillator124.5 Chapter summary125. Design of low jitter VCO for AD806125.1 VCO Requirements125.1.1 Low jitter125.1.2 Very low duty cycle distortion125.1.3 Quadrature125.1.4 Control constant linearity135.1.5 Low power135.2 Ring oscillator design13	4	A.2.1 Simulation	110
4.3 Implications for design and simulation.124.4 Comparison with jitter in harmonic oscillator124.5 Chapter summary.125. Design of low jitter VCO for AD806.125.1 VCO Requirements.125.1.1 Low jitter.125.1.2 Very low duty cycle distortion125.1.3 Quadrature125.1.4 Control constant linearity135.2 Ring oscillator design13	4	A.2.2 Hardware tests	115
4.4Comparison with jitter in harmonic oscillator124.5Chapter summary125. Design of low jitter VCO for AD806125.1VCO Requirements125.1.1Low jitter125.1.2Very low duty cycle distortion125.1.3Quadrature125.1.4Control constant linearity135.2Ring oscillator design13	4.3	Implications for design and simulation	121
4.5       Chapter summary       12         5. Design of low jitter VCO for AD806       12         5.1       VCO Requirements       12         5.1.1       Low jitter       12         5.1.2       Very low duty cycle distortion       12         5.1.3       Quadrature       12         5.1.4       Control constant linearity       13         5.1.5       Low power       13         5.2       Ring oscillator design       13	4.4	Comparison with jitter in harmonic oscillator	124
5. Design of low jitter VCO for AD806.125.1 VCO Requirements125.1.1 Low jitter.125.1.2 Very low duty cycle distortion125.1.3 Quadrature125.1.4 Control constant linearity135.1.5 Low power135.2 Ring oscillator design13	4.5	Chapter summary	128
5.1       VCO Requirements.       12         5.1.1       Low jitter.       12         5.1.2       Very low duty cycle distortion       12         5.1.3       Quadrature       12         5.1.4       Control constant linearity       13         5.1.5       Low power       13         5.2       Ring oscillator design       13	5. Desigi	n of low jitter VCO for AD806	129
5.1.1       Low jitter.       12         5.1.2       Very low duty cycle distortion       12         5.1.3       Quadrature       12         5.1.4       Control constant linearity       13         5.1.5       Low power       13         5.2       Ring oscillator design       13	5.1	VCO Requirements	129
5.1.2Very low duty cycle distortion125.1.3Quadrature125.1.4Control constant linearity135.1.5Low power135.2Ring oscillator design13	5	5.1.1 Low jitter	129
5.1.3 Quadrature       12         5.1.4 Control constant linearity       13         5.1.5 Low power       13         5.2 Ring oscillator design       13	5	5.1.2 Very low duty cycle distortion	129
5.1.4 Control constant linearity135.1.5 Low power135.2 Ring oscillator design13	5	5.1.3 Quadrature	129
5.1.5 Low power1305.2 Ring oscillator design13	5	5.1.4 Control constant linearity	130
5.2 Ring oscillator design	5	5.1.5 Low power	130
	5.2	Ring oscillator design	131
5.2.1 Development of basic ring	5	5.2.1 Development of basic ring	131
5.2.2 Drawbacks to the ring oscillator architecture	5	5.2.2 Drawbacks to the ring oscillator architecture	136
5.2.3 Improvements to ring oscillator	5	5.2.3 Improvements to ring oscillator	140
5.3 Experimental Results	5.3	Experimental Results	145
5.4 Chapter summary	5.4	Chapter summary	153

6. ]	Design procedure	154
	6.1 Step 1: refer design goal to asymptotic $\mathbf{K}$	
	6.1.1 Time domain: $\sigma_x$	
	6.2.2 Frequency domain: N <sub>1</sub>	154
	6.2 Step 2: adjust asymptotic $\mathbf{K}$ to gate-level $\mathbf{K}$	
	6.3 Step 3: determine constraints on the design of individual gate	
	6.4 Step 4: design for ring center frequency	
	6.5 General design techniques for low jitter	
	6.6 Chapter Summary	
7.	Summary	160
A.	Approximate loop transfer functions	
Β.	Power spectra relationships	166
C.	Analysis of jitter process	
D.	Data acquisition techniques	
E.	Stationarity of two-sample variance	
F.	Variance of clock period errors	
G.	Exponential waveform coupling	
Η.	Differential pair switching delay	
I.	Time-domain (transient) noise source simulation	
Re	ferences	193
Vit	a	

# List of Figures and Tables

1.1	Typical fiber optic serial data transmission system
1.2	Independent test of BER due to clock recovery function
1.3	PLL used for clock and data recovery
1.4	Definition of general VCO
1.5	Ideal free running VCO
1.6	Free running VCO integrating white noise at input
1.7	$1/f^2$ p.s.d. of integrated white noise
1.8	Phaselock loop as a control system
1.9	Phase signal and noise Bode plots
1.10	Lowpass process for shaped 1/f <sup>2</sup> noise
1.11	Ideal clock
1.12	Clock with phase noise
1.13	"Direct spectrum" measurement of phase noise
1.14	Jitter measurement over time delay $\Delta T$
1.15	Clock jitter in time and frequency domains
1.16	Measurement technique: Frequency domain, open loop
1.17	Measurement result: Frequency domain, open loop
1.18	Measurement technique: Frequency domain, closed loop
1.19	Measurement result: Frequency domain, closed loop
1.20	Measurement technique: Time domain, closed loop, transmit clock
1.21	Measurement result: Time domain, closed loop, transmit clock
1.22	Measurement technique: Time domain, closed loop, self referenced
1.23	Measurement result: Time domain, closed loop, self referenced
1.24	Measurement technique: Time domain, open loop, self referenced
1.25	Measurement result: Time domain, open loop, self referenced
1.26	Summary of jitter measurement techniques
2.1	Mathematical relationships among jitter measurement techniques
2.2	AD802: Open loop spectrum
2.3	AD802: Closed loop spectrum
2.4	AD802: Time domain, closed loop, transmit clock referenced

- 2.5 AD802: Time domain, closed loop, self referenced
- 2.6 AD802: Time domain, open loop, self referenced
- 2.7 4 stage ring VCO schematic
- 2.8 4 stage ring VCO: frequency domain, open loop
- 2.9 4 stage ring VCO: time domain, open loop, self referenced
- 3.1 L(R/2)C resonant circuit analyzed by Golay
- 3.2 Impedance of resonant circuit vs. frequency
- 3.3 Classic emitter-coupled multivibrator
- 3.4 Schmitt trigger representations of emitter-coupled multivibrator
- 3.5 Equivalent circuit for noise analysis
- 3.6 Waveforms in multivibrator equivalent circuit
- 3.7 Typical ring oscillator schematic
- 3.8 Definition of random processes for clock with jitter
- 3.9 Graphical procedure for autocorrelation calculation
- 3.10 VCO with ideal white noise at input
- 3.11 Autocorrelation of white noise
- 3.12 Result of summation procedure for white noise input
- 3.13 VCO with bandlimited white noise at input
- 3.14 Autocorrelation of bandlimited white noise
- 3.15 Result of summation procedure for bandlimited white noise input
- 3.16 Measured jitter with bandlimited white noise at VCO input
- 3.17 Autocorrelation for asymptote example
- 3.18 Ring gate for noise analysis
- 3.19 Noise sources in ring gate
- 3.20 RC waveform with exponential coupling of jitter errors
- 3.21 General schematic for ring experiment
- 3.22 Gate delay element schematic
- 3.23 (Table) Ring experiment results
- 3.24 Plot of ring jitter (absolute time) for 3, 4, 5, 7, 9 stage rings
- 3.25 Plot of ring jitter (normalized time) for 3, 4, 5, 7, 9 stage rings
- 4.1 Differential pair delay gate
- 4.2 Collector resistance thermal noise model
- 4.3 Collector resistance thermal noise waveforms
- 4.4 Tail current source noise model

4.5	Tail current source noise waveforms
4.6	Differential input noise switching model
4.7	Differential input noise switching waveforms
4.8	Idealized differential pair for simulation
4.9	(Table) Collector resistance thermal noise simulation results
4.10	Plot of collector resistance thermal noise simulation results
4.11	(Table) Tail current noise simulation results
4.12	Plot of tail current noise simulation results
4.13	(Table) Differential input noise simulation results
4.14	Plot of differential input noise simulation results
4.15	General schematic for ring experiment
4.16	Gate delay element schematic
4.17	(Table) Ring experiment results
4.18	Jitter vs. delay for 3, 4, 5, 7, 9 stage rings
4.19	(Table) Measured results and predicted $\kappa$ vs. I <sub>EE</sub>
4.20	Plot of measured results and predicted K vs. tail current I_{EE}
4.21	Noise model of resonator
5.1	4 stage ring schematic
5.2	Interpolating circuit
5.3	Quadrature ring VCO block diagram
5.4	Nonlinearity of interpolating VCO V-to-f characteristic
5.5	Gate schematic with C <sub>jc</sub> stray capacitance
5.6	Gate schematic with bypass network
5.7	Translinear circuit for nonlinearity compensation
5.8	Desired characteristic for linearity compensation
5.9	Simulated V-to-f characteristic, with/without linearity compensation
5.10	Measured VCO linearity
5.11	Simulated center frequency drift over temperature
5.12	Measured temperature drift of frequency
5.13	Simulated supply-induced jitter, with/without decoupling network
5.14	VCO open loop, self referenced jitter
5.15	<b>K</b> dependence on VCO interpolation fraction $x$
A.1	Loop filter equivalent circuit
A.2	Phase noise transfer function Bode plot

- B.1 Voltage and phase waveforms with p.s.d.s
- B.2 Representation of phase noise as additive amplitude noise
- B.3 Error integrated by spectrum analyzer
- C.1 Jitter on clock recovered under closed loop condition
- D.1 Typical time domain measurement program output
- D.2 Apparent increase in measured  $\sigma$
- D.3 Typical frequency domain measurement program output
- E.1 Definition of x[n] for stationarity proof
- F.1 Graphical determination of p.s.d. for x[n] process
- G.1 Normalized exponential delay waveform
- G.2 (Table) Delay coupling as a function of N
- H.1 Differential pair for switching time calculations
- I.1 Pulsed sample-and-hold waveform for transient noise simulation
- I.2 Autocorrelation of pulsed sample-and-hold waveform
- I.3 Single-sided p.s.d. of pulsed sample-and-hold waveform
- I.4 PSH noise waveform shaped by time-varying gain

# List of Symbols

В	Noise bandwidth	[Hz]
С	Capacitance	[F]
E{ }	Expectation operator	
EB	Energy supplied by negative resistor in LC oscillator	[J]
en	Voltage noise density	$[V/\sqrt{H} z]$
f	Frequency; or "offset" (from carrier) frequency	[Hz]
$\mathbf{f}_L$	Loop Bandwidth	[Hz]
$\mathbf{f}_{0}$	VCO center frequency	[Hz]
fout	VCO output frequency	[Hz]
f(t)	Frequency modulated over time	[Hz]
H <sub>n</sub> (s)	Phase noise transfer function through PLL loop	
Hs(s)	Phase signal transfer function through PLL loop	
Ι	Current	[A]
I <sub>EE</sub>	Differential pair tail current	[A]
I <sub>FAST</sub>	Interpolator current	[A]
In	Noise current	[A]
IO	DC bias current	[A]
I <sub>R</sub>	Current threshold for regenerative switching	[A]
I <sub>SLOW</sub>	Interpolator current	[A]
in	Current noise density	$[A/\sqrt{H} z]$
j	$\sqrt{-1}$	
k	Boltzmann's constant	[J/K]
Ko	VCO control constant	$[rad/V \cdot s]$
L	Inductance	[Hy]
m	Periods of delay in discrete time process	
n	Index of a discrete time process	
$N_1$	Open loop frequency domain VCO figure-of-merit	[rad <sup>2</sup> · Hz]
PB	Power flow from negative resistor in LC oscillator	[J]
Q	Quality factor for a second order system	
qe	Electron charge	[coul]

R	Resistance	[Ω]
$R_{xx}(\Delta T)$	Autocorrelation of the VCO phase jitter process	$[rad^2]$
S	Time derivative (slope) of a waveform	[V/s]
S	Laplace complex frequency	[rad/s]
S <sub>\$(f)</sub>	Phase noise p.s.d.	[rad <sup>2</sup> /Hz]
$S_{OCL}(f)$	Closed loop phase noise p.s.d.	[rad <sup>2</sup> /Hz]
$S_{OL}(f)$	Open loop phase noise p.s.d.	[rad <sup>2</sup> /Hz]
t	Time	[ <b>s</b> ]
t[n]	Clock period random process	
t <sub>m</sub> [n]	Random process, sum of m adjacent clock periods	
Т	Temperature	[K]
T <sub>d</sub>	Delay time through a gate	[ <b>s</b> ]
To	Period corresponding to center frequency $f_0$	[ <b>s</b> ]
V	Voltage	[V]
V <sub>ctl</sub>	VCO input (control) voltage	[V]
Vin	Input voltage (analog representation of serial data)	[V]
V <sub>trig</sub>	Voltage waveform for CSA trigger	[V]
V <sub>0</sub>	Voltage amplitude	[V]
V(t)	Voltage varying over time	[V]
Y	Admittance	[S]
Z	Impedance	$[\Omega]$
α	Noise scaling factor (from Abidi and Meyer)	
$\delta_t$	Time error due to noise	[ <b>s</b> ]
$\delta_{v}$	Voltage error due to noise	[V]
$\Delta f$	rms frequency deviation	[s]
$\Delta T$	Delay time for jitter measurement	[s]
8	Gate delay error	[s]
ζ	Damping factor for a second order system	
$\theta_i$	PLL input phase	[rad]
$\theta_n$	PLL phase noise	[rad]
$\theta_{o}$	PLL output phase	[rad]
к	Open-loop time domain VCO figure-of-merit	[ <b>√</b> s ]
λ	Emitter unbalance ratio	
ρ	VCO tuning range (ratio of maximum, minimum frequencies)	

σ	Standard deviation of a distribution	
$\sigma^2$	Variance of a distribution	
$\sigma_t$	Standard deviation of time errors	[s]
$\sigma_{v}$	Standard deviation of voltage errors	[s]
$\sigma_{x}$	Closed-loop, transmit-clock-referenced jitter	[s]
$\sigma_{\Delta T}$	Self referenced jitter at delay $\Delta T$	[s]
$\sigma_{\Delta T(CL)}$	Closed-Loop, self referenced jitter at delay $\Delta T$	[s]
sDT(OL)	Open-Loop, self referenced jitter at delay $\Delta T$	[s]
$\tau_{T}$	Bipolar transistor base transit time	[s]
$\tau_L$	Time constant associated with loop bandwidth $f_{\rm L}$	[s]
φ	Phase	[rad]
$\phi_{O}$	Initial phase	[rad]
φ(t)	Phase as a function of time ("unwrapped")	[rad]
ω	Angular (natural) frequency	[rad/s]
ω <sub>n</sub>	Bandwidth of noise process	[rad/s]
ω <sub>o</sub>	VCO center frequency	[rad/s]
ω <sub>out</sub>	VCO output frequency	[rad/s]
ω(t)	Natural frequency modulated over time	[rad/s]

# List of abbreviations and acronyms

ATM	Asynchronous Transfer Mode	
BER	Bit Error Rate	
CSA	Communications Signal Analyzer	
FMFreque	ency Modulation	
LTI	Linear Time Invariant	
NRZ	Non-Return to Zero	
PLL	Phase Locked Loop	
PMPhase Modulation		
p.s.d.	power spectral density	
PSH	Pulsed Sample and Hold	
PTAT	Proportional To Absolute Temperature	
SONET	Synchronous Optical NETwork	
UI Unit Interval		
VCO	Voltage Controlled Oscillator	
WSS	Wide Sense Stationary	

# 1. Introduction

## Structure of this thesis

This thesis is divided into seven chapters. Experimental verification is presented in the same chapter as the corresponding theoretical development, rather than being isolated in a separate chapter.

Section 1.1 of this first chapter introduces the use of PLLs for clock recovery in serial data communication, the main application for which this work was done. Other applications which are concerned with jitter are also mentioned. Section 1.2 introduces fundamental concepts for understanding phase, phase noise, and jitter, as well as their effect on the PLL. Section 1.3 introduces the different types of VCOs that are used in clock recovery PLLs. Section 1.4 is a general introduction to phase and jitter measurement techniques; Section 1.5 is a detailed specification of five jitter measures with which this thesis will be concerned. Section 1.6 establishes the motivation and goals for the work of this thesis and the value of its contributions.

Chapter 2 covers the mathematical development of a technique for relating the five jitter measures of Section 1.5. The technique is verified experimentally through measurements made on several existing PLLs and VCOs in both closed loop and open loop conditions.

Chapter 3 develops a general theoretical approach for analyzing and predicting jitter in ring oscillators. Section 3.1 reviews published jitter analysis techniques for the harmonic oscillator and the multivibrator. This review shows that neither analysis technique by itself is well suited to ring oscillators. Section 3.2 develops a methodology for analyzing jitter in rings. The methodology flows naturally from the time/frequency technique developed in Chapter 2. A major contribution is the identification of a design figure of merit which is independent of both the ring frequency and number of stages. This leads to a simple, general design methodology which is described in Section 3.3. Section 3.4 presents experimental verification of the concepts underlying the methodology.

Chapter 4 examines the jitter methodology applied to the detailed design of a ring oscillator composed of differential pair delay stages. This type of ring oscillator is commonly used at high frequencies when low jitter performance is desired. Explicit numerical relationships are developed relating noise sources to resulting jitter.

Experimental results from several rings of different lengths demonstrate the general applicability of this approach.

As an example of the procedure, the design of a low jitter ring VCO for a 155 MHz clock recovery PLL is described in Chapter 5. Some of the inherent limitations of the ring architecture, as well as design techniques for dealing with those limitations, are discussed. The PLL has been fabricated in a dielectrically isolated, complementary bipolar, 5 GHz-f<sub>T</sub> (npn) / 4 GHz-f<sub>T</sub> (pnp) process. Test results are presented which show good agreement to the design methodology's numerical predictions.

Chapter 6 is a summary for the designer whose interest is applying the methodology to design a low jitter ring oscillator. Starting with desired jitter performance, expressed in either the time or frequency domain, the procedure gives explicit constraints on values of circuit elements.

Chapter 7 concludes by summarizing the developments and contributions of the thesis, and pointing out possible areas for future work.

## **1.1 Applications**

# 1.1.1 Clock recovery in serial data transmission

The main application for which this work was originally done is serial data transmission over a fiber optic link. One example is the AT&T Synchronous Optical Network (SONET) standard [102]; another is the emerging Asynchronous Transfer Mode (ATM) protocol [103]. This kind of system is shown conceptually in Figure 1.1. To reduce interconnection hardware, only the data is transmitted over a single fiber. At the receiving end of the link, a clock recovery circuit generates the bit clock RCLK from the serial data stream  $V_{in}$ . The clock recovery circuit also samples  $V_{in}$  to retime the serial data with respect to the recovered clock.

For this application, the ultimate goal of this thesis is to determine how well we can perform the clock recovery function. The timing diagram in Figure 1.1 shows the ideal case when clock recovery is performed perfectly: There is no phase error in the recovered clock, and RCLK samples  $V_{in}$  at the exact center of the bit period. This gives the minimum bit error rate (BER). Any deviation of RCLK from the ideal will increase BER.

In reality, there will be both static ("phase offset") and dynamic ("phase jitter" or simply "jitter") phase errors in the recovered clock, which will degrade performance and increase the BER. Reducing the bit error rate is a major motivation for reducing jitter in the recovered clock. This thesis will address techniques for reducing dynamic phase errors; static phase errors are not considered.

Increased BER is not the only negative effect of jitter in serial data communication. In a repeatered system, where the recovered clock is also used as a transmit clock for a subsequent data link, phase jitter reduces the number of links that can be cascaded before jitter becomes unacceptably large [82].



Figure 1.1. Typical fiber optic serial data transmission system

In evaluating the BER performance of a data link, the end user must be concerned with many other possible influences on BER. Among other factors that can degrade system BER in a fiberoptic link are power loss and dispersion in the optical fiber, inadequate optical power input at the transmit end, and noisy optical-to-electronic conversion at the receive end.

To assess its contribution to BER, the clock recovery block can be tested independent of the link, as shown in Figure 1.2. The input is an ideal data waveform; the recovered clock is then compared to the transmit clock. If there were no jitter, the phase difference between the clocks would be constant (due only to static phase and propagation delay differences). In the presence of jitter, there is a distribution of phase differences. The standard deviation of this distribution  $\sigma_x$  is the end user's figure-of-merit for characterizing the jitter performance of the clock recovery block [93].



Figure 1.2. Independent test of BER due to clock recovery function.

#### 1.1.2 Methods of clock recovery

One method of recovering the bit clock is to apply the nonlinearly processed data waveform to a resonant circuit such as a surface acoustic wave (SAW) filter [13, 56]. Nonlinear processing is required since a non-return-to-zero (NRZ) data waveform has a spectral null at the bit frequency [60]. The disadvantage of this approach is that SAW filters are bulky (cannot be integrated) and expensive (of order \$100).

An alternative approach for generating the recovered clock is to use a phase-locked loop (PLL) [13, 20, 58, 81]. This has the advantage of being integrable, and thus relatively inexpensive. This thesis will address design techniques for low jitter performance when a PLL is used for the clock recovery function.

The PLL that was the starting point for this work is the Analog Devices AD802. This PLL is designed for data reception at a frequency of 155.52 MHz. The jitter  $\sigma_x$  for transmission of pseudorandom data is approximately 50ps rms [93]. This is approximately 0.8% of a unit interval (UI).

#### **1.1.3 Other Applications**

Although this work was done with serial data transmission in mind, there are several other applications requiring low jitter performance from PLLs that perform a clock recovery function:

## Disk drive clock recovery

Data is usually stored on magnetic media with no reference track to indicate bit boundaries. Therefore when data is read from the magnetic medium, there is a need to recover a clock signal from the data to determine the bit boundaries. (Encoding the data makes the clock recovery task somewhat easier than the NRZ data case). Low jitter is necessary since any increase in jitter increases read errors [53, 55, 59].

# Generating high speed digital clocks on-chip

As digital processor and memory chips become capable of operating at clock rates exceeding 100 MHz, the problem of distributing such a high speed clock throughout a system becomes more difficult. One approach to solving this problem is to distribute a lower frequency clock, and multiply this clock to the higher frequency with an on-chip PLL [25, 36, 39, 40, 92]. Low jitter is necessary since any increase in jitter reduces timing margin for digital signals that rely on the clock.

#### Digital Audio

A PLL can be used to generate the high-speed clock required for delta-sigma A/D and D/A conversion in digital audio applications. Low jitter is necessary since phase noise on the clock can be aliased into the audio band to produce audible, objectionable artifacts in the reconstructed analog waveform [34, 35].

## 1.1.4 Summary

Many applications require low jitter PLL performance, characterized by the standard deviation of phase errors in the recovered clock  $\sigma_x$ . The work in this thesis grew out of the need to develop tools for low jitter PLL design, while always being able to relate jitter performance to the end user's figure of merit  $\sigma_x$ .

# 1.2 Phase and Jitter Concepts in PLL-based Clock Recovery

Figure 1.3 is a simplified block diagram of a PLL being used for clock recovery. The VCO generates the recovered clock RCLK. The phase detector compares transitions of RCLK to transitions of  $V_{in}$ , and generates an error signal proportional to the phase difference. The error signal is processed by the loop filter and applied to the VCO to drive the phase difference to zero. Ideally there is no phase error, and RCLK samples  $V_{in}$  at the exact center of the bit period, giving the minimum bit error rate.



Any of the PLL components shown in Figure 1.3 can contribute to jitter [27, 43]. For example, design steps must be taken to ensure that the phase detector does not add datadependent jitter [20]. When the phase detector and loop filter designs are optimized for low jitter, the remaining source of jitter is the VCO. The goal of this thesis is to achieve low jitter PLL performance by developing techniques for low jitter VCO design.

#### **1.2.1 VCO and phase**

Phase is simply a number - an angle - the argument of a trigonometric function. For example, in the case of an ideal sine waveform of amplitude  $V_0$  with constant frequency  $\omega$ :

$$V(t) = V_0 \sin (\omega t + \phi_0)$$
(1-1)  
PHASE

Phase is simply the argument of the sine function,  $\omega t + \phi_0$ . Angle  $\phi_0$  is an initial phase at the (arbitrary) time t=0.

Frequency is simply the time derivative of phase: that is, the rate at which phase changes with time. Conversely, phase is the integral of frequency. For example, in the case where frequency varies in time:

$$\phi(t) = \int_{0}^{t} \omega(t)dt + \phi_{0}$$
(1-2)

A general VCO may be defined as shown in Figure 1.4. The input voltage  $V_{ctl}$  controls the output frequency  $\omega_{out}$ , which is given by

$$\omega_{\text{out}} = \omega_0 + K_0 \cdot V_{\text{ctl}} \tag{1-3}$$

where  $\omega_o$  is the center frequency and  $K_o$  is the voltage-to-frequency conversion constant (in units of rad/V·s).

Since phase is the integral of frequency, the phase at the VCO output can be obtained by integrating (1-3). Assuming the arbitrary initial phase  $\phi_0$  to be zero, substituting (1-3) into (1-2) gives

$$\phi(t) = \int_{0}^{t} \omega_{\text{out}}(t) \quad dt = \omega_{\text{o}}t + K_{\text{o}} \int_{0}^{t} V_{\text{ctl}} dt$$
(1-4)

For example, consider the phase at the output of a free-running VCO with zero input, shown in Figure 1.5. The VCO runs at its center frequency  $\omega_0$ , and phase increases uniformly in time as  $\omega_0 t$ .

Now consider the case of Figure 1.6, where there is a white noise source at the VCO input. The phase at the VCO output is the integral of the white noise.







Figure 1.5. Ideal free running VCO.



Figure 1.6. Free running VCO integrating white noise at input, giving "random walk" in phase.

As shown in the figure, the output phase executes a "random walk" about the ideal phase  $\omega_0 t$ . The variance of this random walk increases with time, which means that the phase noise at the VCO output is nonstationary. In fact, the integration of frequency to get phase is perfect: over time there is no limit on the phase error.



Figure 1.7.  $1/f^2$  p.s.d. of integrated white noise.

Figure 1.7 shows how this nonstationarity is manifest in the (single sided) frequency domain. A white noise power spectrum is integrated to give an output phase power spectrum proportional to  $1/f^2$ . This nonstationarity prevents us from straightforwardly using the usual transform tools to move between the time and frequency domains. Any integral of phase noise power over all frequencies (zero to infinity) diverges due to the infinite power at zero frequency.

# 1.2.2 Response of PLL loop to input signal and VCO phase noise

Most work on phase noise in PLLs assumes that the dominant noise source is the poor signal-to-noise ratio at the PLL input [26, 27]. This is generally <u>not</u> the case in the applications we are concerned about. Usually a comparator is used to improve the amplitude resolution of the input signal threshold crossings. Therefore the signal-to-noise ratio at the PLL input is quite good and has little or no effect on jitter.

In this thesis we will assume that *the dominant source of jitter is the VCO*. Therefore we must be concerned with the phase transfer function from the VCO to the clock output. Following is a brief analysis of phase noise at the output due to the VCO.



Figure 1.8. Phaselock loop as a control system.

Figure 1.8 shows a block diagram of the PLL as a control system, where the controlled variable is phase.  $\theta_i$  is the input phase from the transmit clock that the PLL is trying to track.  $\theta_0$  is the phase of the VCO output clock.  $\theta_n$  represents the phase noise of the VCO referred to its output. K<sub>d</sub> is the phase detector transfer function, in [V/rad]. K<sub>o</sub> is the VCO transfer function, in [rad/V· s].

The signal transfer function  $H_s(s)$  from  $\theta_i$  to  $\theta_0$  is

$$H_{s}(s) = \frac{\theta_{0}}{\theta_{i}} = \frac{K_{d} K_{0} F(s)}{s + K_{d} K_{0} F(s)}$$
(1-5)

The VCO output-referred phase noise transfer function  $H_n(s)$  from  $\theta_n$  to  $\theta_0$  is

$$H_{n}(s) = \frac{\theta_{0}}{\theta_{n}} = \frac{s}{s + K_{d} K_{0} F(s)}$$
(1-6)

The loop filter usually consists of an integrator and a compensating zero [60]. After considering the effects of the loop filter (see Appendix A), the transfer functions (1-5) and (1-6) can be approximated as

$$H_{s}(s) = \frac{2\pi f_{L}}{s + 2\pi f_{L}}$$
(1-7)

$$H_{n}(s) = \frac{s}{s + 2\pi f_{L}}$$
(1-8)

where  $f_L$  is the loop bandwidth.

Figure 1.9 shows Bode plots of (1-7) and (1-8), which show the qualitative significance of the loop bandwidth  $f_L$ : The output phase of the PLL is able to follow input phase fluctuations that occur at a frequencies below  $f_L$ ; input phase fluctuations at frequencies above  $f_L$  are attenuated at the output. Conversely, VCO phase noise that occurs at frequencies below  $f_L$  are attenuated at the output; VCO phase noise that fluctuates at frequencies above  $f_L$  are not affected by the loop and pass unattenuated to the output.

As mentioned in Section 1.2.1,  $\theta_n$  can be represented by integrated white noise. When this is passed through the loop filter, the resulting power spectrum is the lowpass noise process shown in Figure 1.10.

Although the open loop VCO noise process is nonstationary, the process at the output of the closed loop VCO is stationary, due to shaping of the noise by the feedback loop. This means transform techniques can be used when the PLL loop is closed.



Figure 1.9. Phase signal and noise Bode plots.



Figure 1.10. Lowpass process for shaped  $1/^2$  noise.

For closed-loop operation, the work in this thesis assumes that *the PLL has already completed the acquisition process and characterization as a linear system about an operating point is valid.* In reality, acquisition is an extremely nonlinear process and must be aided by functional blocks (e.g. a frequency lock loop [20]) not shown in Figure 1.3. This assumption does not limit applicability of the results since jitter is not defined during acquisition.

The work in this thesis also assumes that *cycle slips never occur*. Cycle slips are a more "pathological" nonstationarity than  $1/f^2$  noise, and make analysis extremely difficult if not impossible [26, 51]. Ignoring cycle slips does not limit applicability of the results since:

- Cycle slips are very rare when jitter is small compared to a bit interval, which is true in this case, and
- Data transmission is in discrete packets so a cycle slip error corrupts only a finite amount of data; the error can be detected and is not fatal.

# 1.2.3 Summary

In this thesis, we assume the VCO is dominant jitter source. An open loop VCO is a perfect phase integrator, so white noise at the voltage control input is integrated to give a nonstationary "random walk" in phase with a  $1/f^2$  p.s.d. The usual transform tools cannot be applied to the open loop VCO.

When the loop is closed, we assume that acquisition is complete so a linearized loop model is valid. The action of the closed loop shapes the  $1/f^2$  p.s.d., rolling it off below the loop bandwidth f<sub>L</sub>. The shaped noise is stationary and transform tools may be used.

Cycle slips are not addressed in this thesis, but this is not a serious limitation on the applicability of the results.

# **1.3** Types of VCOs

This section briefly describes different types of VCOs that are used in clock recovery PLLs. They will be discussed in detail in Chapter 3.

#### 1.3.1 LC/resonant

VCOs based on a resonant circuit (such as an LC tank or quartz crystal) are known to have excellent jitter performance [18, 19, 56, 64]. Analysis of noise in resonant-based VCOs is well developed in the literature [22, 30, 32, 57], and design techniques for realizing low jitter performance are relatively well understood.

Unfortunately the requirement of an off-chip tank or crystal defeats the purpose of integrating the PLL function. Actually, integrated inductors have been reported in the GHz frequency range [61]. Unfortunately these have low Q (of order 10) due to resistive losses, and in any case are not practical in the 100MHz to 1GHz frequency range.

## **1.3.2** Multivibrator

A multivibrator VCO can be fully integrable. Much work on multivibrator VCOs has concentrated on their potential for excellent linearity [29, 44, 73, 87, 88], which is an important requirement when the PLL is being used for measurement or to demodulate a PM or FM signal. However, linearity is not as critical a requirement in clock recovery.

Fully integrated clock recovery PLLs have been described using multivibrator VCOs [20, 41, 42, 70, 75]. Unfortunately, despite their excellent linearity, the jitter performance of multivibrators is known to be worse than harmonic oscillators. The literature contains some analysis of jitter in multivibrators [1, 77, 85], and some design techniques for improving jitter are available [74, 84, 86]. Nevertheless, there is a need for improvement of jitter beyond the best achieved by multivibrator VCOs

#### **1.3.3 Ring oscillator**

Voltage controlled ring oscillators have recently been explored as an alternative to the multivibrator for fully integrated, lower jitter clock recovery PLLs [5, 6, 13-15, 23, 24, 38, 45, 69, 89, 92]. Like the multivibrator, a ring oscillator is fully integrable. In addition, some of the empirical results show promise of excellent jitter performance [45]. These results, however, seem to have been achieved on an isolated, "cut-and-try" basis. There appears to have been no attempt to make a general understanding of jitter in ring VCOs. Indeed, a survey of the literature shows no theoretical analysis of jitter in rings, and thus no techniques for designing to achieve lower jitter in a ring oscillator.

# 1.3.4 Summary: Focus on ring oscillator design techniques

*This thesis will focus on techniques for designing ring oscillators to achieve a desired (low) jitter.* In particular, this thesis will address design questions such as:

- How is jitter affected by the number of delay stages in the ring? That is, at a given frequency, which is better for low jitter: many fast delay stages, or fewer slow delay stages?
- Within the delay stage itself, what affects jitter? That is, how should circuit parameters (such as bias currents, resistor values, etc.) be chosen to achieve a given desired jitter?
- What are the fundamental limits on jitter that can be achieved? That is, is there any simple relationship between jitter and system-level considerations such as power dissipation or complexity?
#### **1.4** How to measure phase

We cannot measure phase directly; we can only observe a signal (usually voltage) which is a function of phase. This section introduces different ways of characterizing phase noise from observations of the voltage. Sections 1.4.1 through 1.4.4 give a qualitative introduction to various jitter and phase noise measurements in the time and frequency domains. A subset of these measurements will be developed more rigorously in Section 1.5.

 $\sigma_x$  is an advantageous figure-of-merit from the end user's point of view, since it "compresses" all information about jitter performance of the PLL into one (time domain) number. For the PLL designer, however, this compression is a disadvantage, since it obscures information about how to improve jitter performance. Fortunately for the designer, other measurement techniques can be used to characterize jitter in the time domain. Jitter can also be characterized and measured in the frequency domain, which is more appropriate for some applications and design tasks.

A design technique for low jitter PLLs should allow the designer flexibility to work in whatever domain (time or frequency) that gives the most insight into jitter performance. At the same time, the designer must always be able to relate jitter measures in different domains to the end user figure-of-merit,  $\sigma_x$ .

The remainder of this section describes general measurement techniques for characterizing jitter in the time and frequency domains. The goal is to use techniques that require only simple, widely available test equipment.

### 1.4.1 Phase measures in time and frequency domains

Although phase is a continuous time variable, it is often more convenient to measure it using a sampling approach: that is, to record the times when the phase of the waveform equals a known value. For example, as shown in Figure 1.11, when the voltage waveform crosses zero in a positive going direction we know the phase is a multiple of  $2\pi$ . When there is no phase noise, frequency is constant, phase increases uniformly, and the zero crossing times are evenly spaced at intervals of the period  $T_0 = 1/f_0$ .

In the presence of phase noise, as shown in Figure 1.12, the zero crossing times are not evenly spaced. We can characterize the phase noise by whatever is the most convenient of any of the following equivalent measures:

- variations in periods (frequency) from the ideal constant
- variations in phase from the ideal ramp
- variations in the zero crossing times from the ideal uniform series

Jitter can also be characterized in the frequency domain by the magnitude of sidebands of power spectrum near the "carrier" (center frequency) [66]. The frequency domain approach is the traditional one for measuring phase noise in a clock stability context [22, 67, 83, 100]. Although the PLL's performance is not directly specified in the frequency domain, understanding the frequency domain performance is important as guide to design for improved jitter. This is because, as mentioned in Section 1.2.2, the frequency response of the PLL loop filter shapes the open-loop phase spectrum of the VCO and determines the jitter of the recovered clock under closed-loop conditions.



Figure 1.12. Clock with phase noise.

The phase noise power spectral density  $S_{\phi}(f)$  is measured in the frequency domain using a spectrum analyzer or, for higher accuracy, a more expensive phase noise measurement system [97]. The measurement technique, shown in Figure 1.13, is straightforward: simply feed the clock into the spectrum analyzer. Appendix B shows that the resulting spectrum, if normalized to the carrier power, is equal to the spectrum  $S_{\phi}(f)$  of the phase jitter process.



Figure 1.13. "Direct spectrum" measurement of phase noise.

#### 1.4.2 Time domain: Two sample standard deviation

Most types of jitter can be characterized in the time domain by a two-sample standard deviation. This measurement can be made simply and accurately using a communications signal analyzer (CSA) [96]. This instrument measures the distribution of times between the threshold crossings of trigger and clock waveforms. This measurement can also be made, with more difficulty and less accuracy, by an oscilloscope with a delaying time base [33].



Figure 1.14. Jitter measurement over time delay  $\Delta T$ .

Figure 1.14 shows the idea behind this method of measuring jitter. Input and trigger waveforms  $V_{in}$  and  $V_{trig}$  are applied to the CSA. A time "window" is defined at a delay  $\Delta T$  after the triggering transition of  $V_{trig}$ . The CSA then compiles a histogram of threshold crossings of  $V_{in}$  that occur during this window. The standard deviation  $\sigma$  of this histogram is the result.

This two-sample standard deviation is used as the time domain jitter measure in this thesis. Different measures are obtained when different signals from the PLL are used for  $V_{in}$  and  $V_{trig}$ , with the PLL operating under different conditions.

## **Conditions for validity**

Compiling this histogram takes a finite amount of time, usually of order seconds. If there is any drift in frequency during this time, (for example, due to thermal effects), then  $\sigma$  is not defined [67] and any attempt to measure a two-sample standard deviation will diverge. Drift is reduced by allowing sufficient time for device warm-up and thermal stabilization.

The CSA's internal time base is the reference which defines the interval  $\Delta T$ . Therefore the jitter of this time base must be better than the clock under test. In practice, this is not a problem except at very long  $\Delta T$  delays.

### 1.4.3 Other time domain measures

A disadvantage of the two sample standard deviation is that  $\sigma$  does not converge in the presence of nonstationary noise processes with frequency characteristic 1/f<sup>n</sup> when n>2 [22]. This is most often a problem when long term frequency drift is present. For this reason a more robust statistic, called the Allan variance, has been developed [2]. There is an extensive literature relating the Allan variance to frequency domain performance.

A disadvantage of the Allan variance is that it requires at least three correlated time measurements and cannot be performed with the CSA. This conflicts with our goal of using only simple, commonly available test equipment. Therefore the Allan variance will not be used in this work.

There are many other less common time domain jitter measures that have been developed [52]. In general, like the Allan variance, these are more robust but require more complicated measurement instrumentation. For the purposes of this thesis the two-sample standard deviation is sufficiently robust and has the advantage of being reasonably simple to measure.

## 1.4.4 Frequency domain phase measures

Phase noise can also be characterized in the frequency domain. An ideal sine wave in the time domain corresponds to an ideal impulse in the (single sided) frequency domain, as shown in Figure 1.15.



Figure 1.15. Clock jitter in time and frequency domains.

Consider the spectrum of an ideal sine wave with additive white noise, shown in Figure 1.15. The noise adds uncertainty to our measurement of the zero crossings of the waveform. We can imagine "cleaning up" the waveform with a bandpass filter. However, we will still have noise near the carrier. We can characterize the phase noise by the size and shape of the "close in" sidebands around the ideal impulse in frequency.

Actually, care must be taken in interpreting a spectrum. A magnitude spectrum "hides" information since there is no way to distinguish phase noise power from amplitude noise power. In practice, some form of limiting is used to remove amplitude fluctuations [66]. This ensures that only phase noise power is present in the waveform.

#### **Conditions for validity**

The phase noise of the spectrum analyzer's internal reference oscillator must be better than the oscillator under test. In practice, at the small offset frequencies where phase noise is measured, most spectrum analyzers have lower phase noise than multivibrator and ring oscillators.

Some spectrum analyzers may require a calibration factor when measuring the power density of noise (as opposed to spectral lines). This is because most spectrum analyzers measure amplitude with an envelope detector, which has different response to noise than to a pure spectral tone [99]. Some analyzers (such as the HP4195A [98]) automatically add the calibration factor when the display is set to units of noise density.

#### 1.4.5 Summary

We cannot observe phase directly, but there are several ways of measuring phase and phase errors from an observable signal. These techniques can help the designer improve jitter by providing more information than the figure-of-merit  $\sigma_x$ . The general measures that will be addressed in this thesis are the two-sample standard deviation in the time domain, and the phase noise power spectral density in the frequency domain. Both of these measurements can be made in a straightforward fashion with commonly available telecommunications test equipment, an important point for the practicing designer.

### **1.5** Measures that will be related in this thesis

In addition to the time or frequency domain options for measurement, jitter can also be measured with the PLL open or closed loop. Figure 1.26 summarizes five different measurement techniques, all of which will be related to one another by this work. Following is a more detailed discussion of each of these techniques and their advantages and disadvantages.

## 1.5.1 Case (i): Frequency domain, VCO open loop

## **Measurement Technique**

The open loop VCO spectrum is measured as shown in Figure 1.16. The free-running VCO output is applied to the spectrum analyzer input. The resulting spectrum, normalized to the carrier power, is  $S_{\phi OL}(f)$ .

## Result

With the VCO operating open loop,  $S_{\phi OL}(f)$  as measured on the spectrum analyzer has the characteristic shown in Figure 1.17. Since the VCO integrates phase noise, the noise power increases as  $1/f^2$ , where f is the offset from the center frequency. We can fit the measurement to a characteristic

$$S_{\phi OL}(f) = \frac{N_1}{f^2} \tag{1-9}$$

to define a frequency domain figure of merit N<sub>1</sub>.

### Advantage

This is a simple, quick test to obtain frequency domain figure of merit N<sub>1</sub>.

## Disadvantage

It is not immediately apparent that the frequency domain figure of merit  $N_1$  is related to our ultimate design goal: the end user's time domain figure of merit  $\sigma_x$ .





Figure 1.17. Measurement result: Frequency domain, open loop.

## 1.5.2 Case (ii): Frequency domain, PLL closed loop

## **Measurement Technique**

The closed loop VCO spectrum is measured as shown in Figure 1.18. The PLL is locked to a data source; the VCO output is applied to the spectrum analyzer input. The resulting spectrum, normalized to the carrier power, is  $S_{\phi CL}(f)$ .

## Result

When the loop is closed around the VCO,  $S_{\phi CL}(f)$  is given by the sum of jitter contributions from the transmit clock and the VCO, as shaped by loop filter. Assuming that the jitter of the transmit clock is negligible, the VCO will be the dominant contributor of phase noise at all offset frequencies [65].  $S_{\phi CL}(f)$  will have the characteristic shown in Figure 1.19. This is simply the closed loop phase noise power spectrum of Figure 1.10 translated to the carrier frequency. Since the PLL loop drives the VCO to track the transmit clock, the noise power levels off at offset frequencies below the loop bandwidth. As shown in Figure 1.10, the leveling off is due to the noise p.s.d. rolling up at the same rate as the noise transfer function rolls down.

#### Advantage

The effect of loop bandwidth on jitter in readily apparent in the frequency domain.

## Disadvantage

The spectrum is not directly indicative of end user's time domain figure of merit  $\sigma_x$ .





f

fL

#### 1.5.3 Case (iii): Time domain, closed loop, transmit clock referenced

#### Measurement technique

This measurement is made as shown in Figure 1.20. The transmit clock TCLK is used as the CSA trigger  $V_{trig}$ ; the recovered clock RCLK is observed as the CSA input  $V_{in}$ . In the presence of jitter, a distribution of threshold crossing times is observed. The CSA records a histogram of this distribution as shown in Figure 1.21.

## Result

The standard deviation of the distribution of threshold crossing times of RCLK, referenced to TCLK, is  $\sigma_x$ .

#### Advantage

This measurement gives the end user's figure of merit  $\sigma_x$ . This test is a simple, quick indicator of how well the PLL performs the clock recovery function.

#### Disadvantage

This test requires that the transmit clock be available at the receive end of the link. While this is not a problem in a laboratory test, in the field the transmit clock may be at the other end of several kilometers of optical fiber.

This test also requires the PLL to be operating closed loop. VCO design and simulation would be simplified if we could consider the VCO by itself (open loop), while being able to predict the closed loop  $\sigma_x$ .

While this test has the advantage of being simple and quick, it provides little information on improving jitter if  $\sigma_x$  is not satisfactory.







Figure 1.21. Measurement result: Time domain, closed loop, transmit clock referenced.

## 1.5.4 Case (iv): Time domain, closed loop, self referenced

#### Measurement technique

This measurement is made as shown in Figure 1.22. The recovered clock is used as both the trigger and the input to the CSA. The CSA compares the phase difference between transitions in the clock waveform, separated by a delay  $\Delta T$  derived from the CSA's internal time base. As in the previous case, a distribution of threshold crossing times is observed.

### Result

In this measurement technique, however, the standard deviation  $\sigma_{\Delta T}$  from the mean phase is observed to depend on the delay  $\Delta T$ . The standard deviations  $\sigma_{\Delta T(CL)}(\Delta T)$  can be plotted as a function of delay  $\Delta T$ ; a plot of the form as shown in Figure 1.23 results. Note that, unless otherwise specified, all time domain jitter plots in this thesis are on log-log axes. Jitter may be quantified by the standard deviation at one delay, or more completely by the functional relationship between  $\sigma_{\Delta T(CL)}$  and  $\Delta T$ .

#### Advantage

This measurement requires access only to the recovered clock and thus can be made even if the transmit clock is inaccessible. Also, the plot of  $\sigma_{\Delta T(CL)}$  vs.  $\Delta T$  provides more information than the single number  $\sigma_x$ .

#### Disadvantages

This test requires the PLL to be operating closed loop. Also, the accuracy of the  $\sigma_{\Delta T(CL)}$  vs.  $\Delta T$  plot may be degraded by the jitter of the CSA time base, especially for large  $\Delta T$ .







Figure 1.23. Measurement result: Time domain, closed loop, self referenced.

## 1.5.5 Case (v): Time domain, open loop, self referenced

#### Measurement technique

This measurement is made as shown in Figure 1.24. The test is similar to that shown in Figure 1.22, except that the PLL loop is opened so that the VCO free runs.

### Result

Again, the standard deviations  $\sigma_{\Delta T(OL)}(\Delta T)$  are plotted as a function of delay  $\Delta T$ ; in this case a plot of the form as shown in Figure 1.25 results. We will see that, for a process that can be approximated in the frequency domain by equation (1-9), the plot of  $\sigma_{\Delta T(OL)}(\Delta T)$  vs.  $\Delta T$  will take the form

$$\sigma_{\Delta T(OL)}(\Delta T) \approx \mathbf{K} \sqrt{\Delta T} \tag{1-10}$$

where the proportionality factor  $\kappa$  is a time domain figure of merit.

#### Advantages

No transmit clock or data source is required. The VCO can be measured and analyzed in isolation. Again the plot of  $\sigma_{\Delta T(OL)}(\Delta T)$  vs.  $\Delta T$  provides more information than the single number  $\sigma_x$ .

## Disadvantages

It is not immediately apparent that the time domain figure of merit  $\kappa$  is related to the end user's time domain figure of merit  $\sigma_x$ . Also, as in Section 1.5.4, accuracy is limited by the jitter of the CSA time base for large  $\Delta T$ .







Figure 1.25. Measurement result: Time domain, open loop, self referenced.

## 1.5.6 Summary

Five techniques are presented for measuring VCO contribution to PLL jitter, each with its own advantages and disadvantages. Figure 1.26 summarizes these techniques. In general, open loop measures have the advantages of being simpler and more relevant to the task of stand-alone VCO design, but have the disadvantage of being apparently unrelated to the end user's figure-of-merit  $\sigma_x$ . In general, closed loop measures have the advantage of being closely related to  $\sigma_x$ , but have the disadvantage of forcing the designer to consider the entire PLL rather than focusing only on stand-alone VCO design.



#### **1.6 Motivation and goals of this work**

There are many applications for low jitter, PLL-based clock recovery. Fully integrated PLLs have a substantial cost and size advantage over PLLs requiring off-chip resonant elements. Ring oscillators have shown promise in low jitter applications, but there are no tools available to predict and design for jitter in ring oscillators.

### 1.6.1 Goals

Thus the primary goal of this thesis:

## Develop design tools for ring VCO jitter

These tools would answer design questions posed in Section 1.3.4 regarding ring architecture, circuit design, and fundamental limits on jitter.

To ease design, the tools should also allow flexibility to work in whichever domain of Figure 1.26 gives the most insight, while relating to the final figure of merit  $\sigma_x$ . For example, although  $\sigma_x$  is defined in the time domain, insight for guiding some design decisions (e.g., effects of the loop filter and aliasing of noise sources [11, 86]) is more apparent in the frequency domain.

A secondary related goal is:

## Simulation of PLL jitter

Once we have a tentative design, it is desirable to have a simulation tool to verify that design before going to the expense of fabricating silicon. Although we have modeled the PLL as a linear system, the VCO itself is a nonlinear circuit. Meaningful jitter simulation requires transient analysis with explicit noise sources [10]. Such a simulation is intractable with the full PLL circuit but is possible for the open loop VCO. Again, this requires relating performance measures from the different domains of Figure 1.26.

Achieving these goals requires:

#### Technique for relating time / frequency, open / closed loop jitter measures

A technique for relating jitter measures from the various domains identified in Figure 1.26 enables simplified design and simulation of a low jitter VCO. The difficulty is that design and simulation are easiest on the stand-alone, open loop VCO - where nonstationary noise precludes the use of transform tools to move between the time and frequency domains. The ultimate concern is the jitter of the closed loop PLL system. With this time/frequency technique the designer can work in whatever domain is easiest while still being able to accurately predict performance when measured by the end user.

#### 1.6.2 Other benefits

Although the techniques in this thesis are developed for PLL ring VCO design, they are applicable to any oscillator with a  $1/f^2$  p.s.d. This will be demonstrated in Chapter 4 where the time/frequency technique of Chapter 2 is applied to a harmonic oscillator spectrum and gives the same result as previous analysis.

This work also aids evaluation of actual devices. For example, in the AD802 we can open the PLL loop, set the VCO to a fixed frequency, and measure the stand alone, open loop VCO performance. From this measurement we can predict what the closed loop performance should be if limited only by the VCO jitter. Then we can compare this prediction with actual measurements to determine if other components (such as the phase detector or loop filter) are degrading the closed loop performance.

### 1.6.3 Summary

Chapter 2 will develop the time/frequency, open/closed loop jitter technique. In Chapters 4-6, the technique is used to develop design tools for ring VCOs at various levels of detail. The applications of these principles to simulation is implicit in the results presented in Chapters 4-6, as well as in Appendix I.

## 2. Technique for relating time / frequency domain jitter measures

#### 2.1 Theoretical development

The contribution of this chapter is a mathematical technique for linking all of the performance measures shown in Figure 1.26. Note that the performance measures in the "open loop" portion of the figure correspond to nonstationary phase noise processes. This is shown in the unbounded standard deviation as delay time goes to infinity in Figure 1.25, and the nonconvergent noise power integral as offset frequency goes to zero in Figure 1.17.

Following is the derivation of these mathematical relationships.

#### 2.1.1 Case (i): Frequency domain, VCO open loop

When the PLL loop is opened and the VCO is free running, we assume the phase noise power spectral density to be dominated by integrated white noise. With this assumption, the p.s.d.  $S_{\phi OL}(f)$  at the VCO output can be modeled by

$$S_{\text{\phiOL}}(f) = \frac{N_1}{f^2} \tag{2-1}$$

where f is the offset frequency from the "carrier" (VCO free-running frequency) [66]. The value of N<sub>1</sub> for a particular VCO can be determined from a spectrum analyzer measurement. Since (2-1) goes to infinity as f approaches zero, the integral of phase noise power over all frequencies does not converge. This makes sense intuitively, since the phase error of an open loop oscillator can wander arbitrarily far in its "random walk."

The spectrum analyzer measures in power density in units of [W/Hz]. This must be normalized relative to the carrier power [W], to give  $S_{\phi OL}(f)$  expressed in units of [rad<sup>2</sup>/Hz] or dBc/Hz (power below carrier). N<sub>1</sub> has dimensions of rad<sup>2</sup>. Hz.

#### 2.1.2 Case (ii): Frequency domain, PLL closed loop

From Section 1.2.2 and Figures 1.9 and 1.10, however, we see that the effect of the loop filter is to make the closed loop p.s.d. of the form

$$S_{\phi CL}(f) = \frac{N_1 / f_L^2}{1 + (f/f_L)^2}$$
(2-2)

where  $f_L$  is the loop bandwidth, which is known by design.

## 2.1.3 Case (iii): Time domain, closed loop, transmit clock referenced

Under the  $1/f^2$  dominated approximation, with the PLL loop closed, the phase noise process is stationary. Equation (2-2) can be integrated over all frequencies to give the variance (average power) of the jitter process, which gives the end user's measure of jitter performance,  $\sigma_x$ :

$$\int_{-\infty}^{+\infty} S_{\phi CL}(f) = \int_{-\infty}^{+\infty} \frac{N_1 / f_L^2}{1 + (f/f_L)^2} = \frac{N_1 \pi}{f_L} = \sigma_x^2$$
(2-3)  
$$\sigma_x = \sqrt{\frac{N_1 \pi}{f_L}} \quad [rad rms]$$
(2-4)

Note the dimensions of the quantities in (2-4): when  $S_{\phi CL}(f)$  is normalized to the carrier power level, and  $N_1$  is in units of rad<sup>2</sup>. Hz; then  $\sigma_x$  is in rms radians of phase error. This can be expressed in seconds rms by normalizing to the carrier frequency  $f_0$ :

$$\sigma_{\rm x} = \frac{1}{2\pi f_{\rm o}} \sqrt{\frac{N_1 \pi}{f_{\rm L}}} = \frac{1}{f_{\rm o}} \sqrt{\frac{N_1}{4\pi f_{\rm L}}} \quad [\rm s \ rms]$$
(2-5)

#### 2.1.4 Case (iv): Time domain, closed loop, self referenced

There is also an indirect Fourier transform relationship between (2-2) and the plot of jitter as a function of delay in the self referenced time domain measurement.

An analysis of the jitter process in Appendix C shows that

$$\sigma_{\Delta T(CL)}^2 = 2 \left( \sigma_x^2 - R_{xx}(\Delta T) \right)$$
(2-6)

where  $\sigma_{\Delta T(CL)}$  is the self-referenced jitter (in radians rms) at a delay of  $\Delta T$  and  $R_{xx}(\Delta T)$  is the autocorrelation of the jitter process. By the Wiener-Khinchine theorem,  $R_{xx}(\Delta T)$  is directly related to the p.s.d. of equation (2-2) by a Fourier transform. Applying the Fourier transform pair

$$\frac{2\tau}{1 + (2\pi f\tau)^2} \Leftrightarrow \exp(-|t|/\tau)$$
(2-7)

to the p.s.d. in (2-2) gives

$$R_{xx}(\Delta T) = F^{-1} \left\{ \frac{N_1 / f_L^2}{1 + (f/f_L)^2} \right\} = \frac{N_1 \pi}{f_L} \exp\left(-2\pi f_L |\Delta T|\right)$$
(2-8)

Substituting (2-8) into (2-6), and using (2-3) for  $\sigma_x^2$ , gives an expression for the closed-loop, self-referenced jitter  $\sigma_{\Delta T(CL)}$  as a function of delay  $\Delta T$ :

$$\sigma_{\Delta T(CL)}^2 = 2 \sigma_x^2 (1 - \exp(-2\pi f_L \Delta T))$$
 (2-9)

$$\sigma_{\Delta T(CL)} = \sqrt{2} \sigma_x \sqrt{1 - \exp(-2\pi f_L \Delta T)}$$
(2-10)

where the absolute value of  $\Delta T$  is no longer required since we only consider positive delays.

#### 2.1.5 Case (v): Time domain, open loop, self referenced

Now all that remains is to link (2-10) with the open loop plot of  $\sigma_{\Delta T(OL)}$ . From the spectrum analyzer results, we see that the open loop spectrum can be considered to be the limiting case of the closed loop spectrum as  $f_L$  approaches zero. Using the Taylor series expansion of exp(x) and assuming x small,

$$\exp(x) = 1 + x + \frac{x^2}{2} + ... \approx 1 + x$$
 (2-11)

the limit of (2-9) as  $f_L$  approaches zero is

$$\sigma_{\Delta T(OL)^2} = 4 \pi \sigma_X^2 f_L \Delta T$$
(2-12)

Using the result of (2-3) for  $\sigma_x^2$  gives an expression for the open-loop, self-referenced jitter  $\sigma_{\Delta T(OL)}$  as a function of delay  $\Delta T$ :

$$\sigma_{\Delta T(OL)}^2 = 4\pi^2 N_1 \Delta T \tag{2-13}$$

$$\sigma_{\Delta T(OL)} = 2\pi \sqrt{N_1 \Delta T} \quad [rad rms]$$
 (2-14)

Note that since N<sub>1</sub> is in units of rad<sup>2</sup>· Hz,  $\sigma_{\Delta T(OL)}$  as given by (2-14) is in radians rms. Expressing (2-14) in terms of seconds rms gives

$$\sigma_{\Delta T(OL)} = \frac{\sqrt{N_1 \Delta T}}{f_0} \quad [s \text{ rms}]$$
(2-15)

From (2-15) we see that jitter is proportional to the square root of delay. This proportionality constant can be considered a figure of merit in the time domain, just as  $N_1$  is a figure of merit in the frequency domain. This time domain proportionality constant will be called **K** and is defined as:

$$\sigma_{\Delta T(OL)} = \mathbf{K} \sqrt{\Delta T}$$
(2-16)

Expressing (2-15) in the form of (2-16) gives

$$\mathbf{K} = \frac{\sigma_{\Delta T(OL)}}{\sqrt{\Delta T}} = \frac{\sqrt{N_1}}{f_0} \quad [\sqrt{s}]$$
(2-17)

Thus the link is established from the open loop frequency domain jitter measure  $S_{\varphi OL}(f)$  (characterized by the parameter  $N_1$ ) to the open loop time domain measure  $\sigma_{\Delta T}$  (characterized by the parameter **K**). Figure 2.1 shows the equations linking the performance measures of Figure 1.26.



#### 2.2 Experimental verification

In this section, the relationships developed in Section 2.1 are verified experimentally. These measurements were made using a Tektronix CSA803 communications signal analyzer [96] and a Hewlett-Packard HP4195A spectrum analyzer [98]. When set to output results in units of noise power density (dBm/Hz), the HP4195A automatically compensates for peak/noise effects mentioned in Section 1.4.4. The data acquisition software used to generate the figures in this section is described in Appendix D.

#### 2.2.1 PLL with multivibrator VCO

In this section, the device under test is the Analog Devices AD802 clock recovery phase locked loop [93]. The AD802 uses a multivibrator-type VCO.

Figure 2.2 shows a spectrum analyzer plot for the free running VCO. The superimposed plot corresponds to a best-fit  $N_1$  value to (2-1) for this data of

$$N_{1(meas)} = 98.1 \text{ rad}^2/\text{Hz}$$
 (2-18)

which gives a good fit to (2-1). Given the measured  $f_0 = 158.1$  MHz, the predicted value for the time domain figure of merit  $\mathbf{K}$  is given by (2-17):

$$\mathbf{K}_{(\text{pred})} = \frac{\sqrt{N_1}}{f_0} = \frac{\sqrt{98.1 \text{rad}^2/\text{Hz}}}{158.1 \text{MHz}} = 6.27\text{E-}08 \,[\sqrt{\text{s}}\,]$$
(2-19)

Figure 2.3 shows a spectrum analyzer plot for the VCO running closed loop. The data input was a pseudorandom bit stream. The loop bandwidth under this condition was measured to be 109 kHz. The superimposed curve is the predicted p.s.d. based on (2-2) with  $f_L = 109$ kHz. Again, good qualitative agreement is seen.

Figure 2.3. AD802 Closed loop spectrum.

Figure 2.2. AD802 Open loop spectrum.

Figure 2.4. AD802: Time domain, closed loop, transmit clock referenced.



Fig. 2.6. AD802: Time domain, open loop, self referenced.

Figure 2.4 shows the measured jitter  $\sigma_{x(meas)}$  of 54.3 ps rms. The predicted value from (2-5) (with  $f_0 = 155.52$  MHz since the closed loop VCO is locked to the transmit clock) is

$$\sigma_{\rm x(pred)} = \frac{1}{f_0} \sqrt{\frac{N_1}{4\pi f_L}} = \frac{1}{155.52 \text{MHz}} \sqrt{\frac{98.1 \text{ rad}^2/\text{Hz}}{4\pi 109 \text{kHz}}} = 54.4 \text{ ps rms}(2\text{-}20)$$

which is within 1% of the  $\sigma_{x(meas)}$  measured with the CSA.

Figure 2.5 shows the measured closed-loop, self-referenced plot of jitter  $\sigma_{\Delta T(CL)}$  vs. delay  $\Delta T$ . The solid line is the predicted characteristic of (2-10). Agreement is within a few percent except at short delays.

Figure 2.6 shows the measured plot of self-referenced jitter with the VCO running open loop. The superimposed plot corresponds to a best-fit  $\mathbf{K}$  value to (2-16) for this data of

$$K_{(\text{meas})} = 6.14\text{E}-08\sqrt{s}$$
 (2-21)

This is within 2% of the  $K_{(pred)}$  value determined from the open-loop frequency domain p.s.d. in (2-19).

### 2.2.2 Ring VCO

In this section, the device under test is a 4 stage ring VCO. The circuit schematic is shown in Figure 2.7. Since there is no PLL involved only open-loop measurements are compared.

Figure 2.8 shows the spectrum analyzer plot for the free running VCO. The superimposed plot corresponds to a best-fit  $N_1$  value to (2-1) for this data of

$$N_{1(meas)} = 12.4 \text{ rad}^2/\text{Hz}$$
 (2-22)

which gives a good fit to (2-1). The predicted value for the time domain figure of merit  $\mathbf{K}$  is given by (2-17),

$$\mathbf{K}_{(\text{pred})} = \frac{\sqrt{12.4 \text{rad}^2/\text{Hz}}}{153.85 \text{MHz}} = 2.29\text{E-08} \left[\sqrt{\text{s}}\right]$$
(2-23)

Figure 2.9 shows the measured self-referenced clock stability plot of jitter with the VCO running open loop. The superimposed plot corresponds to a best-fit K value to (2-16) for this data

$$K_{(meas)} = 2.37 \text{E} \cdot 08 \sqrt{s}$$
 (2-24)

This is within 4% of the  $K_{(pred)}$  value determined from the open-loop frequency domain p.s.d. in (2-23).







Figure 2.7. 4 stage ring VCO schematic.





Fig. 2.9. 4 stage ring VCO: time domain, open loop, self referenced

# 2.2.3 Discussion of results

In all cases, agreement between the predictions of the theory and the measurements is good to within 15%. The error can be attributed to the following sources:

- The oscillator noise spectrum does not exactly follow the assumed  $1/f^2$  p.s.d. model;
- When the loop is closed, noise is coupled on-chip due to switching in the phase detector logic. The phase detector is inactive when the VCO is running open loop since there is no input data.
# 2.3 Chapter summary

The key result of this chapter is that knowledge of either open-loop figure-of-merit,  $N_1$  (frequency domain) or K (time domain), gives complete information on the oscillator's jitter performance as measured in five different ways. The correspondence among these different measures of jitter (in some cases involving nonstationary noise sources) is established by the time/frequency technique developed in Section 2.1. The experimental results of Section 2.2, on an existing multivibrator-VCO-based PLL and a ring VCO, show good agreement to the theoretical predictions in all jitter measures.

This technique provides several benefits to the design and test of low jitter PLLs:

- Improves the design process by allowing VCO design to take place in the domain (time/frequency, open/closed loop) that provides the most insight into sources of jitter, while allowing a direct link to the ultimate performance measure of interest.
- Provides substantial savings in simulation time since only the open loop VCO needs to be simulated during design iteration.
- Allows a stand-alone test of VCO contribution to closed loop jitter. If the measured closed loop jitter significantly exceeds the value predicted from open loop VCO measurements, this indicates that other portions of the PLL (such as phase detector noise or on-chip signal coupling) need to be investigated as sources of jitter. Conversely, if the measured closed loop jitter is close to the value predicted from open loop VCO measurements, this indicates that other portions of the PLL are working well to achieve the limit on jitter performance as imposed by the VCO.

As previously mentioned, this technique applies to any oscillator with a p.s.d. that fits a  $1/f^2$  model.

# 3. Analysis of jitter in ring oscillators

This chapter presents a framework for a theoretical understanding of jitter in ring oscillators. As an introduction, Section 3.1 reviews some published theoretical techniques for harmonic and relaxation oscillators. Section 3.2 develops the theoretical framework, and Section 3.3 deals with some of the details involved in applying it to actual circuit design. Section 3.4 gives experimental results when the framework is applied to a specific ring oscillator.

## 3.1 Review of jitter analysis in different types of oscillators

Analysis of phase noise and jitter was originally driven by requirements for stability of oscillators used as references for high accuracy time measurement [4, 67]. In this application, variations in frequency over long periods of time ("instability" or "drift") are generally more harmful to performance than variations over shorter periods of time ("jitter"). This may be why theoretical understanding of jitter in rings has lagged behind that in other types of oscillators: since rings are most prone to drift-type instabilities, they have not been used in high accuracy applications. In general the design goal for frequency stability is to make the oscillator period depend on as few parameters as possible, with those critical parameters as well controlled as possible.

Following is an overview of different types of oscillators. Note that the strategy for analyzing jitter depends on the type of oscillator.

## 3.1.1 Harmonic oscillators

Harmonic oscillators are characterized by an equivalence to two energy storage elements, operating in resonance, to give a periodic output signal. The actual resonant element might be an LC tank or a quartz crystal.

In any case the frequency usually depends on few critical elements, for example, in the LC tank case the L and C values. Tight control of the L and C values leads to good frequency stability.

Analysis of jitter for harmonic oscillators has been approached in the frequency domain [30, 47, 62, 76, 90, 91]. The high Q of the circuit resonance filters thermal (Johnson) noise into a narrow band near the fundamental frequency. This method of analysis is most closely related to the measurement of phase noise in the frequency domain.

As an example of this approach, Golay [30] considers the resonant circuit shown in Figure 3.1. L and C represent the two energy storage modes of the resonator. Resistor R/2 represents the energy losses inherent in any real resonator. Negative resistor  $-R_B/2$  supplies energy to balance losses in R/2, thereby keeping the oscillator signal amplitude constant. A key feature of Golay's analysis is the explicit inclusion of a servo circuit that monitors the amplitude of the oscillation and adjusts the value of the negative resistor to stabilize the amplitude at a desired value  $V_0$ .

Figure 3.2 shows the magnitude of the impedance of the L(R/2)C network. The resonant frequency  $\omega_0$  and the quality factor Q are given by

$$\omega_{\rm o} = \frac{1}{\sqrt{\rm LC}} \sqrt{1 - 2\zeta^2} \approx \frac{1}{\sqrt{\rm LC}}$$
(3-1)

$$Q \approx \sqrt{\frac{R^2 C}{L}}$$
(3-2)

These are well known results for a second order system where Q >> 1 (or, equivalently, the damping factor  $\zeta \ll 1$ ).

Figure 3.1. L(R/2)C resonant circuit analyzed by Golay. (After [30], Figure 1. © IRE 1960)



Figure 3.2. Impedance of resonant circuit vs. frequency

Golay notes a useful approximation to the impedance for frequencies more than  $\omega_0/Q$  away from the resonant frequency. The admittance of the LC is

$$Y = j\omega C + \frac{1}{j\omega L}$$
(3-3)

Expanding this in a Taylor series about  $\omega_0$  and keeping only the first order term gives

$$Y \approx j2(\omega_0 - \omega)C \tag{3-4}$$

or, in terms of impedance

$$Z \approx \frac{1}{j2(\omega_0 - \omega)C}$$
(3-5)

Golay then continues the analysis in the frequency domain, considering the thermal noise of the resistor R/2 to be filtered into a narrow band near  $\omega_0$ . The analysis then makes use of the "narrow-band approximation" [7, 66, 71] to separate the noise into inphase and quadrature components. Only the quadrature component contributes to jitter; the in-phase component contributes only amplitude noise and can be removed with a limiter. Golay's result is the rms frequency error observed during measurement time  $\Delta T$ :

$$\Delta f = \frac{1}{2\pi RC} \sqrt{\frac{2kT}{E_B}}$$
(3-6)

where  $\Delta f$  is the rms deviation from the ideal  $f_0 = 1/2\pi\omega_0$ , k is Boltzmann's constant, T absolute temperature, and E<sub>B</sub> the energy supplied by the negative resistor during the measurement time  $\Delta T$ :

$$E_{\rm B} = P_{\rm B} \,\Delta T \tag{3-7}$$

Here,  $P_B$  is the power supplied by the negative resistor. Note that this is equal to the power dissipated in the loss mechanism resistance.

# Summary

We will return to the results of (3-6) and (3-7) in Section 4.4. For now, the point is that the analysis is best approached in the frequency domain, since the oscillation frequency is determined by a resonant circuit that acts as a linear filter to thermal noise.

## 3.1.2 Relaxation oscillator

Oscillators of this type are characterized by using only one energy storage element to determine frequency. Additional circuitry senses the state of this element and controls its excitation to give a periodic output signal. Verhoeven [86] has classified many types of oscillators based on this concept.

As in the harmonic case, the frequency usually depends on few critical elements, usually a capacitance value, a charging/discharging current, and a reference voltage. These values can usually be controlled well enough to give reasonably good frequency stability [29, 44].

For this type of oscillator, jitter analysis has been approached in the time domain [1, 77]. For example, Abidi and Meyer [1] consider the classic emitter-coupled multivibrator shown in Figure 3.3. The capacitor C is the one energy storage element. This emitter-coupled multivibrator is the type of VCO in the AD802.

Abidi and Meyer's analysis notes that small-signal linear techniques are inadequate since the regenerative switching changes the "operating point" of the circuit over several orders of magnitude. The circuit is equivalent to the Schmitt trigger circuits shown in Figure 3.4. The generalized equivalent circuit used in their analysis is shown in Figure 3.5. The voltage and current waveforms are shown in Figure 3.6. The analysis proceeds by integrating the differential equation for the energy storage element, assuming jitter is caused by the single stationary noise source  $I_n$ . Their result gives the standard deviation in the time interval from  $t_1$  (when the voltage ramp changes direction) to  $t_2$  (when the current reaches the regeneration threshold) as:

$$\sigma = \alpha \frac{RC}{I_0 - I_R} \sigma(I_n)$$
(3-8)

Figure 3.3. Classic emitter-coupled multivibrator. (After [1] Figure 1. © IEEE 1983)

Figure 3.4. Schmitt trigger representations of emitter-coupled multivibrator. (After [1] Figure 2. © IEEE 1983) Figure 3.5. Equivalent circuit for noise analysis. (After [1] Figure 7. © IEEE 1983)

Figure 3.6. Waveforms in multivibrator equivalent circuit. (After [1] Figures 4, 5. © IEEE 1983) where  $\alpha$  is a constant between 0.5 and 1, I<sub>O</sub> is the bias current, I<sub>R</sub> is the current at the onset of regeneration, and  $\sigma(I_n)$  is the standard deviation of the noise current.

It should be noted that the jitter observed in the AD802 was two orders of magnitude greater than that predicted by (3-8). Although pursuit of this discrepancy is beyond the scope of this thesis, there are some possible reasons that may be explored:

- Since Abidi and Meyer only determine the jitter in the time until regeneration, they assume that this is much greater than the time to complete switching after regeneration. This is true at the 1 kHz clock rates treated in their paper. However at 155 MHz the pre- and post-regeneration times may be comparable and there would be additional jitter sources to consider.
- It may not be valid to assume that all noise sources involved in jitter can be referred to a single stationary I<sub>n</sub> at the collector. Their measurements verifying (3-8) were made by swamping internal noise sources with an external noise current. While this verifies (3-8) assuming that I<sub>n</sub> is dominant, it says little about whether the assumption is true for real circuits. Abidi and Meyer assume that, of Q1 and Q2 in Figure 3.5, one is reverse biased and the other acts as a follower, so that noise sources see only unity gain. In fact, at the onset of regeneration, both Q1 and Q2 are forward biased. In this case, Q1 and Q2 act as an emitter-coupled pair and noise sources see a gain greater than unity.

Verhoeven [86] has considered the effects of the changing gain during regenerative switching, which is used in many relaxation oscillator designs to increase speed. In some cases, regenerative switching actually increases jitter: although the speed of switching is increased, there is a greater increase in the uncertainty in the time at which switching begins.

#### Summary

The multivibrator analysis is best approached in the time domain, since the jitter in the oscillation period is determined by a nonlinear switching process.

## 3.1.3 Ring oscillator

Perhaps another reason that analysis of jitter in ring oscillators has lagged is that the ring does not fit into either of these frameworks easily. Figure 3.7 shows a typical ring oscillator schematic. The number of energy storage elements is not as explicit; in fact there are many "energy storage elements" since the ring is composed of multiple stages. In addition, the delay of each stage in turn depends on several stray and junction capacitances as well as parameters such as carrier transit time. Absolute frequency stability is therefore poor, since it depends on the stage delay which is not well controlled and is quite sensitive to environmental influences such as temperature. The result is usually a significant frequency drift and long term instability. This is not a problem when the ring is used as the VCO in a PLL, since the loop controls the absolute frequency and tracks out the ring's long-term instabilities such as frequency drift due to temperature changes. However, the ring is "on its own" for jitter on time scales shorter than the PLL loop bandwidth.



Figure 3.7. Typical ring oscillator schematic.

Neither of the approaches from Sections 3.1.1 or 3.1.2 is well suited to analysis of jitter in the ring oscillator - a different approach is needed. The analysis approach follows from the techniques used to measure jitter, which were discussed in chapter 2.

#### **3.2** Jitter model theoretical development

The approach taken in this thesis is in the time domain, and follows from the open loop, self referenced, two-sample standard deviation method of characterizing jitter developed in Section 2.1.5. The problem is to relate measurements of jitter over long time intervals to the causes of jitter, which occur over small time scales of order as small as a single gate delay.

The solution presented here is a discrete time approach which predicts measured jitter at any delay from a description of the jitter process in one gate delay (or one oscillator period, depending on the jitter mechanism). Although the eventual formulation will be in terms of gate delays around the ring oscillator, the approach is somewhat easier to grasp if it is first presented in terms of clock periods. This is also appropriate since some noise sources are better analyzed in terms of their effect on the oscillator period, rather than the individual gate delay.

The result of the time/frequency technique of Chapter 2 allow us to relate the results of a time domain jitter analysis to other measures of jitter in the frequency and time domains. This is an example of the benefit of the Chapter 2 technique: we can approach jitter analysis in whichever domain gives the simplest treatment - in this case, in the open-loop, time domain. Thus the time/frequency technique eases analysis as well as providing insight for design.

# 3.2.1 Approach

Since we cannot observe phase directly, we must observe a signal which is a periodic function of phase. We can consider each period of a clock signal to be a discrete event that indicates the accumulation of a uniform amount of phase ( $2\pi$  radians) in an amount of time that varies due to jitter.

Figure 3.8 shows a clock with jitter. We can consider each period of the clock as defining an interval of time; the  $n^{th}$  period defines an interval of time t[n]. Since the clock has jitter, the periods are in general unequal and we can consider t[n] to be a discrete time random process (where the "time" in "discrete time" refers only to the discrete nature of the index of the random process t[n], and is not necessarily related to "actual" time).



Figure 3.8. Definition of random processes for clock with jitter.

We can also express the random process t[n] as

$$t[n] = T_0 + x[n]$$
 (3-9)

where  $T_0$  is the nominal (average) period and x[n] is a zero-mean, discrete time random process that expresses the deviation of the period from the average. Note that defining x[n]to be zero-mean assumes that the mean  $T_0$  exists. If there is frequency drift,  $T_0$  will not exist if we try to define it as the mean over all time. For a finite record length (which is always the case in practice), we can always define an average  $T_0$  and a zero-mean x[n]. Lesage [49] has studied finite-record length effects in detail.

When we measure the jitter of the clock at a certain delay, we are looking at the sum of jitter across several periods. This is shown in Figure 3.8. Suppose we are looking at a delay m periods long; we can define a new random process which at each time is the sum of the previous m periods:

$$t_{m}[n] = \sum_{i=n-m+1}^{n} t[i]$$
(3-10)

This process is what is sampled when we measure jitter with the two sample standard deviation. If we can determine the statistics of the  $t_m[n]$  process, we will be able to predict the measured jitter at a delay m periods long.

First, we determine the mean of  $t_m[n]$ . Substituting (3-9), the definition of t[n], into (3-10) gives

$$t_{m}[n] = mT_{o} + \sum_{i=n-m+1}^{n} x[i]$$
(3-11)

Since x[n] is zero mean, then the mean of (3-11) is

$$E_{\{ t_m[n]_{\}} = mT_o$$
 (3-12)

where  $E\{\}$  is the expectation operator. For the variance of the  $t_m[n]$  process, we have

$$\sigma_{t}^{2} [n] = E \sum_{i=n-m+1}^{n} \sum_{j=n-m+1}^{n} x[i] x[j]$$
(3-13)

We can take the expectation operator inside the summation to get

$$\sigma_{t_{m}[n]}^{2} = \sum_{i=n-m+1}^{n} \sum_{j=n-m+1}^{n} E\{x[i]x[j]\}$$
(3-14)

Substituting the definition of the random process x[n] autocorrelation  $R_{xx}[n]$ , then (3-14) becomes

$$\sigma_{t_{m}[n]}^{2} = \sum_{i=n-m+1}^{n} \sum_{j=n-m+1}^{n} R_{xx}[i, j]$$
(3-15)

For random walk phase noise, Appendix E shows that the x[n] process is wide sense stationary. Hence the autocorrelation in (3-15) can be written as

$$\mathbf{R}_{\mathbf{X}\mathbf{X}}[\mathbf{i},\mathbf{j}] = \mathbf{R}_{\mathbf{X}\mathbf{X}}[\mathbf{i}-\mathbf{j}] \tag{3-16}$$

Using this, we can rewrite the summation as

$$\sigma^{2}(m) = \sum_{i = -m}^{m} (m - |i|) R_{xx}[i]$$
(3-17)

This is shown in graphical form at the top of Figure 3.9 for the case m=2.

The important result expressed in (3-17) is that the variance of the  $t_m[n]$  process is simply given by summing the autocorrelation of the noise process x[n] that perturbs each period (the  $R_{xx}[i,j]$  term) multiplied by the autocorrelation of an m-bin summation (the i and j summations). This is shown graphically in Figure 3.9. Note that there is no longer any dependence on the discrete time index n.

The following two sections give examples of this procedure.



# 3.2.2 Special case: Independent delay errors give 1/f<sup>2</sup> spectrum

Consider a VCO with an ideal white noise source at its input as shown in Figure 3.10. The noise source has a (single sided) voltage density of  $e_n V/\sqrt{Hz}$ ; the VCO has a control constant of K<sub>o</sub> [rad/V·s] and a center frequency of  $\omega_o = 2\pi f_o$ .

In Appendix F, the variance of the periods is shown to be

$$\sigma^2 = \left(\frac{K_o}{\omega_o}\right)^2 \frac{e_n^2 T_o}{2} = R_{xx}[0]$$
(3-18)

And since we have assumed white noise, phase errors of adjacent periods are completely uncorrelated so that

$$\mathbf{R}_{\mathbf{X}\mathbf{X}}[\mathbf{n}] = 0 \quad \mathbf{n} \neq 0 \tag{3-19}$$

This gives the autocorrelation shown in Figure 3.11. Applying the summation of (3-17) to this autocorrelation gives for the variance as a function of m

$$\sigma^{2}(m) = \left(\frac{K_{o}}{\omega_{o}}\right)^{2} \frac{e_{n}^{2} m T_{o}}{2}$$
(3-20)

shown in Figure 3.12.

If we express (3-20) with the delay interval as

$$\Delta T = m T_0 \tag{3-21}$$

then (3-20) becomes

$$\sigma^{2}(\Delta T) = \left(\frac{K_{0}}{\omega_{0}}\right)^{2} \frac{e_{n}^{2} \Delta T}{2}$$
(3-22)

and the standard deviation is

$$\sigma_{(\Delta T)} = \frac{K_0}{\omega_0} \frac{1}{\sqrt{2}} e_n \sqrt{\Delta T}$$
(3-23)



Figure 3.10. VCO with ideal white noise at input.



Figure 3.11. Autocorrelation of white noise.



Figure 3.12. Result of summation procedure for white noise input.

Comparing to (2-16), we see that this fits into the form of

$$\sigma_{(\Delta T)} = \kappa \sqrt{\Delta T} \tag{3-24}$$

with

$$\mathbf{K} = \frac{1}{\sqrt{2}} \frac{\mathbf{K}_{\mathrm{o}}}{\omega_{\mathrm{o}}} \mathbf{e}_{\mathrm{n}} \tag{3-25}$$

$$\mathbf{K} \approx (0.707) \, \frac{\mathbf{K}_{\mathrm{o}}}{\omega_{\mathrm{o}}} \, \mathbf{e}_{\mathrm{n}} \tag{3-26}$$

Now, with the result of Chapter 2, we can relate the influence of a white noise source at the VCO input to the jitter performance in any of the measurements of Figure 2.1.

We also see from (3-26), with the time/frequency technique of Chapter 2, that white noise at the VCO input will give an open loop p.s.d. with a  $1/f^2$  characteristic.

In summary, ideal white noise at the VCO input gives periods with independent errors. The autocorrelation of the process is an impulse, and the jitter (standard deviation) increases as the square root of the delay (since the variance of the sum of independent random variables is simply the sum of the variances). Since this is follows the general  $\sigma_{(\Delta T)} = \kappa \sqrt{\Delta T}$  model from Chapter 2, we know that the open-loop p.s.d. will have a  $1/f^2$  characteristic.

## 3.2.3 General case: Correlated delay errors

In practice, however, there is no such thing as a pure white noise source. This leads to correlation so that the period errors are <u>not</u> independent. In this section we will examine the effect of bandlimited white noise at the VCO input. The procedure is similar to the previous section but the mathematics are more involved.

Figure 3.13 shows the p.s.d. of a white noise source bandlimited at frequency  $\omega_n$ . The autocorrelation of this noise source is shown in Figure 3.14. The variance of the periods is derived in Appendix F and plotted in Figure 3.15. Although applying the summation procedure of equation (3-17) results in a complicated mathematical expression, insight can be gained by considering asymptotic expressions for short and long delays.

For small m (short delays), equation (F-13) approaches

$$\sigma^{2}(m) = \left(\frac{K_{o}}{\omega_{o}}\right)^{2} \frac{\omega_{n} e_{n}^{2} m^{2} T_{o}^{2}}{4}$$
(3-27)

Substituting  $\Delta T = m T_0$  into (3-27) and solving for  $\sigma_{(\Delta T)}$  gives

$$\sigma_{(\Delta T)} = \left(\frac{K_o}{\omega_o} \sqrt{\omega_n} \frac{e_n}{2}\right) \Delta T$$
(3-28)

From (3-28) we see that for short delays, standard deviation grows proportionally with delay. This is a faster increase than the proportionality to square root of delay as was seen in the pure white noise case.

For large m (long delays), (F-17) gives

$$\sigma^{2}(m) = \left(\frac{K_{o}}{\omega_{o}}\right)^{2} \frac{e_{n}^{2} m T_{o}}{2}$$
(3-29)

and substituting  $\Delta T = m T_0$  into (3-29) gives

$$\sigma_{(\Delta T)} = \frac{K_0}{\omega_0} \frac{1}{\sqrt{2}} e_n \sqrt{\Delta T}$$
(3-30)

which is the same as (3-23) from the ideal white noise case.



Figure 3.13. VCO with bandlimited white noise at input.



Figure 3.14. Autocorrelation of bandlimited white noise.



Figure 3.15. Result of summation procedure for bandlimited white noise input.

The transition between the two regions occurs where (3-28) equals (3-30)

$$\left(\frac{K_{o}}{\omega_{o}}\sqrt{\omega_{n}} \frac{e_{n}}{2}\right)\Delta T = \frac{K_{o}}{\omega_{o}}\frac{1}{\sqrt{2}}e_{n}\sqrt{\Delta T}$$
(3-31)

$$\Delta T = \frac{2}{\omega_n} \tag{3-32}$$

We can interpret this by noting that, on time scales shorter than  $2/\omega_n$ , the noise affecting jitter is correlated. Thus there is a coupling between periods which causes jitter to increase faster than predicted by a simple independent delay model.

Note also that for delays longer than  $2/\omega_n$ , *the expression for jitter is the same as in the ideal white noise case*. Thus, if we are considering jitter at delays longer than  $2/\omega_n$ , we need not consider the bandlimiting effects and can treat the noise as if it were white with density  $e_n$ .

## **Experimental verification**

Figure 3.16 shows measured jitter for a VCO with bandlimited white noise applied at its input. The experiment parameters are as follows:

$$K_o = 2.77E+08 \text{ rad/V} \cdot \text{s}$$
  
 $f_o = 2\pi (154.1 \text{MHz}) = 9.68E+08 \text{ rad/s}$   
 $e_n = 742 \text{ nV/}\sqrt{\text{Hz}}$   
 $\omega_n = 2.43E+06 \text{ rad/s}$ 

The dashed lines indicated the asymptotes predicted by (3-28) and (3-30). As can be seen, agreement to the predicted asymptotes is good, and the inflection point occurs where predicted by (3-32).



Figure 3.16. Measured jitter with bandlimited white noise at VCO input.

# Summary

This is an example of the advantage of being able to relate the results of different jitter measures. The plot of  $\sigma$  vs.  $\Delta T$  shows an inflection point between  $\sigma \propto \Delta T$  and  $\sigma \propto \sqrt{\Delta T}$  regions, which indicates that pure white noise is not a valid model for the jitter process. In addition, the location of the inflection point is related to the bandwidth of the noise process by (3-32). Clearly this plot gives more information than jitter at a single delay. Also, based on the deviation from the  $\sigma \propto \sqrt{\Delta T}$  model at short delays, we might also expect to see some deviation from the  $1/f^2$  p.s.d. model in the frequency domain.

## 3.2.4 Simplified procedure for long delay asymptote

The procedure in Section 3.2.1 gives jitter at any delay. Unfortunately, the autocorrelation and summation calculations are frequently cumbersome. In fact, for most design purposes, they may not be necessary.

Suppose we are designing for a given closed loop jitter  $\sigma_x$ . Consider the open loop jitter  $\sigma_{\Delta T(OL)}(\Delta T)$ . At some delay  $\Delta T_x$ , the open loop jitter  $\sigma_{(\Delta T)}(\Delta T_x)$  is equal to the eventual closed loop jitter  $\sigma_x$ . We can determine this delay by equating (2-4) and (2-14):

$$2\pi \sqrt{N_1 \Delta T_x} = \sqrt{\frac{N_1 \pi}{f_L}}$$
(3-33)

$$\Delta T_{\rm X} = \frac{1}{4 \pi f_{\rm L}} \tag{3-34}$$

The time constant  $\tau_L$  corresponding to the loop bandwidth  $f_L$  is

$$\tau_{\rm L} = \frac{1}{2 \pi f_{\rm L}} \tag{3-35}$$

Then

$$\Delta T_{\rm X} = \frac{\tau_{\rm L}}{2} \tag{3-36}$$

This means that the closed loop jitter  $\sigma_x$  is given by the open loop, self referenced jitter  $\sigma_{\Delta T(OL)}(\tau_L/2)$  measured at a delay of  $\tau_L/2$ , where  $\tau_L$  is the loop bandwidth time constant. Typically the loop bandwidth  $f_L$  is of order 100kHz to 1 MHz, so  $\tau_L/2$  is of order 100ns to 1µsec. (Also,  $f_L$  is usually lower than the bandlimited white noise corner frequency). Therefore, for predicting closed loop jitter  $\sigma_x$ , it is usually sufficient to consider only the region of  $\sigma_{\Delta T(OL)}$  in the "long delay" (> 100ns to 1µsec) asymptote.



Figure 3.17. Autocorrelation for asymptote example.

Consider an autocorrelation that has a value of  $R_{xx}[i] = R_{xxo}$  for  $|i| \le p$ , as shown in Figure 3.17. Since we are looking at long delays, we will assume m >> p. Applying the summation of (3-17) gives

$$\sigma^{2}_{(m)} = \sum_{i = -p}^{p} (m - |i|) R_{xxo}$$
(3-37)

since  $R_{xx}[i]$  is nonzero only for  $|i| \le p$ . Solving the summation gives

$$\sigma^{2}(m) = [m(2p+1) - p(p+1)] R_{xxo}$$
(3-38)

When  $m \gg p$ , the m(2p+1) term dominates and the p(p+1) term can be neglected, giving

$$\sigma^{2}(m) \approx m (2p+1) R_{xxo}$$
(3-39)

Note in (3-39) that (2p+1)  $R_{xxo}$  is simply the sum of the terms in the original autocorrelation. This is true regardless of the actual shape of the autocorrelation: *the long delay asymptote can be determined simply by multiplying m by the sum of the terms in the jitter process autocorrelation*. That is why the same asymptote was seen in equations (3-20) and (3-29): although it is not obvious from Figures 3.11 and 3.14, the sum of the terms in the autocorrelations are equal.

# 3.2.5 Development in terms of gate delays

Actually, the results in Sections 3.2.2 and 3.2.3 could also have been derived using standard modulation and transform tools, since the noise source acts to influence the entire oscillator period. The value of Sections 3.2.2 and 3.2.3 is to illustrate the applicability of discrete time approach, which is necessary for considering noise sources that act on individual stages of a ring.

Although (3-15) was developed with the t[n] process representing periods of the clock, the result is also valid when the t[n] represent individual gate delays. For a ring with N stages, each delay adds  $\pi$ /N radians of phase (rather than  $2\pi$ ). We will see that the jitter at long delays will also approach a  $\sigma \approx K\sqrt{\Delta T}$  asymptote. *The figure-of-merit* K *is the key to connecting the noise analysis on a gate-delay time scale to jitter performance over time scales of order the loop bandwidth time constant.* 

# **3.2.6** Methodology

Given the result in (3-15), the methodology for analyzing jitter in ring oscillators is straightforward.

- 1) From a noise analysis (specific to the circuit used for the delay stage in the ring), the standard deviation for the jitter process in one delay element can be determined.
- 2) Analyzing the delay-to-delay coupling dependency gives the autocorrelation of Figure 3.9.
- 3) The long-delay asymptote characteristic K can be determined using the simple procedure of Section 3.2.4. This result can also be related to any of the jitter measures in Chapter 2.
- 4) The asymptotic  $\mathbf{K}$  gives the closed loop jitter  $\sigma_x$  using the procedure in Chapter 2.
- 5) If desired, the summation procedure of (3-15) can be applied to predict the jitter measured at any delay.

#### 3.3 Applying model to circuit design

The description of the jitter process x[n] depends on the details of the specific circuit design. Fortunately, many of the noise processes that are encountered in delay stages of ring oscillators have already been analyzed in other contexts - using equation (3-15) allows these disparate results to be brought together so that different design options may be compared on the basis of the ultimate jitter in the ring.

The remainder of this section briefly mentions some of the major causes of jitter in delay elements. Section 3.3.1 covers sources of jitter in delays considered individually; Section 3.3.2 considers mechanisms for coupling between delays. Chapter 4 covers a detailed example of the framework applied to a specific type of ring oscillator.

#### **3.3.1** Sources of jitter in individual delays

The noise source that is the major contributor to jitter depends to a large extent on what kind of gate is used as the delay element in the ring. For illustration, the simple delay stage shown in Figure 3.18 will be discussed. In practice, emitter followers are usually used to buffer the collector voltages. For now, we will consider only noise sources in the differential pair.

The input voltage  $V_{in}$  causes differential pair  $Q_1/Q_2$  to steer the tail current  $I_{EE}$  to one of the collector loads,  $R_{L1}$  or  $R_{L2}$ . Capacitors  $C_{L1}$  and  $C_{L2}$  represent wiring stray, junction, and any explicit capacitances that may be present at the collector node. The differential output is taken between the two collectors.

Following are some of the possible noise sources to be considered. In each case a distinction will be made as to whether the noise source is fundamental (cannot be eliminated) or not (could in principle be eliminated through appropriate design).



Figure 3.18. Ring gate for noise analysis.

Figure 3.19. Noise sources in ring gate.

#### Thermal noise in collector load

Thermal noise is always present and imposes a lower limit on achievable jitter. These noise sources are represented by  $e_{nRL1}$  and  $e_{nRL2}$  in Figure 3.19.

The sources appear directly at the output, but are bandlimited by the  $R_{L1} \cdot C_{L1}$  and  $R_{L2} \cdot C_{L2}$  poles. This is a fundamental source of jitter that cannot be eliminated.

# Thermal noise / shot noise of tail current

Noise is also present in the tail current of the differential pair. This is represented by noise source  $i_{nEE}$  in Figure 3.19. The type of noise depends on the nature of the current source. If the tail current source is degenerated (as shown with  $R_E$  in Figure 3.18), the output noise will be dominated by the thermal noise of the degeneration resistor. If not degenerated, the noise is dominated by the shot noise of the DC current  $I_{EE}$  [8].

When  $V_{in}$  is large enough to fully switch the differential pair, the current noise is passed to the output, but is bandlimited by the either the  $R_{L1}$  ·  $C_{L1}$  or  $R_{L2}$  ·  $C_{L2}$  pole.

When  $V_{in}$  is small, the differential pair is approximately balanced. The tail current noise is a common mode error and does not affect the differential  $V_{out}$ .

Tail current noise is also a fundamental source of jitter that cannot be eliminated; only changed by changing the current source.

## Sampling of thermal noise at inputs

There is also thermal noise in series with the inputs of the differential pair. This is represented by noise sources  $e_{n1}$  and  $e_{n2}$  in Figure 3.19. This noise is due to thermal noise of the Q1/Q2 transistor base resistances [31] as well as other wideband noise sources going back to  $V_{out}$  of the preceding stage of the ring. The thermal noise is sampled by the switching action of the differential pair. This type of behavior is seen whenever high gain is used to sharpen a threshold crossing [86].

These noise sources only contribute error to the output when the input signals cross through the active region of the differential pair. The voltage noise at the input, through the transconductance of the differential pair, creates a current noise at the output which is integrated on  $C_{L1}$  and  $C_{L2}$ . This is a fundamental source of jitter: it cannot be eliminated but can be reduced, for example by using large geometry transistors to reduce base resistance.

## Additional noise from regenerative switching

Although regenerative switching is not shown in Figure 3.18, it should be noted that if regeneration is used to speed switching, increased jitter may result. This has been investigated in detail in the literature [11, 77, 86]. Regenerative switching does make the transition of the switching waveform through the threshold faster than the simple differential pair, but may actually make the time at which the transition occurs more uncertain. The reason is that the maximum gain of the differential pair is limited, but the effective gain of the regenerative circuit becomes very large (ideally, infinite) at the onset of regeneration. Thus the effects of input noise sources such as  $e_{n1}$  and  $e_{n2}$  of Figure 3.19 are further magnified. In addition, the sampling action of the regenerative switching can alias high-frequency noise into lower frequencies near the oscillator fundamental [86].

One advantage of regenerative switching is that it does tend to force the circuit to a consistent initial condition [46], which prevents a further increase in jitter due to the period-to-period coupling mechanisms that will be discussed in the next section.

The increased sensitivity to input noise sources is not a fundamental source - it can be avoided by taking regenerative switching out of the critical signal path. This is in fact what is suggested for relaxation type oscillators in [74, 86].

#### 3.3.2 Causes of period-to-period coupling that increase jitter

All of the noise sources discussed in the previous section act on individual gate delays. They would be taken in to account to determine the  $R_{xx}[0]$  term of the autocorrelation developed in Section 3.2.1. There are also mechanisms whereby jitter in one gate delay can affect jitter in other gate delays. This type of effect will be referred to as "period-to-period" coupling. These must be taken into account to determine the other terms of the  $R_{xx}[i]$  autocorrelation.

The causes for period-to-period coupling of jitter errors may be broadly classified into two types, "extrinsic" and "intrinsic." An extrinsic cause is imposed from outside the ring, and in principle the outside influence can be made arbitrarily small.

Intrinsic coupling, on the other hand, is an inherent property of the ring and cannot be reduced below a certain minimum level without changing the fundamental design of the ring. In either case the effect of period-to-period coupling is an increase in jitter over that predicted by a simple model that assumes independent delay errors.

Following are some of the possible coupling mechanisms to be considered. In each case a distinction will be made as to whether the coupling source is extrinsic or intrinsic.

# Power supply coupling

Any sensitivity of delay to extraneous inputs such as power supply voltage will be shown by increased jitter. Obviously this is not a fundamental limit on circuit performance, but in practice supply sensitivity is often a major source of jitter [15]. One technique of improving immunity to common mode influences (such as the power supply) is to use fully differential signal and control paths [64].

This is an example of an extrinsic influence on coupling. All gates are affected at the same time by the power supply influence. The bandwidth of the interfering signal "enforces" correlation between delay errors. This type of error is not so much jitter as an unintended modulation, and the designer seeks simply to make the effect of the unwanted influence as small as possible. In principle, the unwanted influence can be made arbitrarily small, for example (in the case of power supply coupling) by arbitrarily large bypass capacitors and decoupling networks.

#### Waveform "memory" coupling

For some types of delay elements, "memory" of previous jitter errors may affect future delays. Consider a simple RC delay waveform as shown in Figure 3.20. For each element in an N-stage ring, an input switching event leads to a delay  $T_d$  until the delay element threshold crossing, followed by an interval of (N-1)  $T_d$  until the input switches again. Since the exponential waveform does not fully settle to its final value, however, if there is some delay error  $\varepsilon$  in the intervening time then the delay produced by this element is affected by an amount  $\varepsilon'$ . An analysis of the exponential waveform in Appendix G shows that  $\varepsilon'$  has the same sign as  $\varepsilon$ , leading to correlation which results in increased jitter. Fortunately this is a second order effect and diminishes rapidly as the number of stages in the ring increases.



Figure 3.20. RC waveform with exponential coupling of jitter errors.

This is an intrinsic error since the source of the correlation is inherent in the gate design. However, this effect can be reduced if necessary by clamping the RC network [50] so that the exponential settling always starts from the same initial condition regardless of any previous delay errors.

# Chaos

Since any real oscillator is to some extent a nonlinear system, chaotic behavior is always a possibility. Chaos has frequently been reported in oscillators in general [68, 80], and has been observed in ring oscillators as well [16]. Since the analysis of chaotic dynamics at present is still very dependent on the details of the system under study, the possibility of chaos is only mentioned here as something to be aware of if unexplained jitter is observed.

This is also an intrinsic error since the source of the correlation is inherent in the gate design and the nonlinear dynamics of the ring.

# 3.4 Experimental verification

The intent of these experiments is to test the assertion in Section 3.2.5 that jitter over long delays is determined by jitter acting on the individual gates.

The general schematic of the rings tested in these experiments is shown in Figure 3.21. The ring is composed of differential stages (for immunity of jitter to coupling from common-mode noise sources), with a wire inversion giving the necessary 180° phase shift around the loop. The gate circuit is shown in Figure 3.22; it is based on a delay element that has been used in a phase shifter for a clock-recovery PLL [46]. The gate speed is determined by slewing in the current-starved input differential pair; it is not f<sub>T</sub>-limited. This gate uses regenerative switching which "resets" circuit nodes to the same initial conditions; therefore we expect to see little or no delay-to-delay coupling. Rings of 3, 4, 5, 7, and 9 stages were fabricated in a 3 GHz f<sub>T</sub> bipolar process.

Jitter was measured in both the time and frequency domains. Since there is no PLL involved, only open loop measurements were made

Table 3.23 shows the measured center frequencies and the delays of the individual gates in each ring. Also shown are the measured N<sub>1</sub> and  $\mathbf{K}$  values, as well as the predicted N<sub>1</sub> and  $\mathbf{K}$  from the time/frequency technique of Chapter 2. The predicted values agree with the measurements to within 5%. As expected, the longer rings operate at a lower center frequency since all of the gates have approximately the same delay. *Note that the*  $\mathbf{K}$  *values are approximately the same regardless of the length of the ring.* 



Figure 3.21. General schematic for ring experiments.



Figure 3.22. Gate delay element schematic.

K FE 082/soci			N1			
RING STAGES	MEASURED	PREDICTED	ЦП MEASURED	zj PREDICTED	fo [MHz]	td [nsec]
3	4.199	4.163	16.14	16.36	96.3	1.73
4	4.402	4.306	7.93	8.26	65.3	1.91
5	4.395	4.321	6.72	6.95	60.0	1.76
7	4.354	4.425	3.36	3.26	41.4	1.73
9	4.272	4.404	2.09	1.96	32.8	1.70

## Table 3.23. Ring experiment results.

The reason for this behavior is seen from Figure 3.24, which is a plot of  $\sigma_{\Delta T(OL)}$  vs.  $\Delta T$  for all rings. It is seen that the jitter (in ps) at a certain delay (in ns) is the same *regardless of how many stages there are in the ring*. The jitter (in terms of absolute time) depends *only on the number of gate delays traversed during the delay time*. This shows that the ability of a ring to accurately measure an interval of time depends only on the accuracy of its basic delay element. Thus if we can characterize the accuracy of the gate in terms of **K**, we can predict the  $\sigma_{\Delta T(OL)}$  vs.  $\Delta T$  plot for a ring using that gate, regardless of the ring's length. The jitter increases as the square root of delay time, consistent with the model presented in Section 3.2.

Other measures of jitter that depend on the length of the ring (and thus the frequency) obscure this connection. Figure 3.25 shows the plots of  $\sigma_{\Delta T(OL)}$  vs.  $\Delta T$  with time normalized to unit intervals (periods). Since all of the rings have the same jitter in terms of absolute time, the jitter of the longer ring appears to be lower, since the period of the ring is longer. The N<sub>1</sub> values in Table 3.23 show that, at a given offset frequency from the fundamental, the noise density is lower for the longer rings. This is because N<sub>1</sub> depends on the center frequency f<sub>o</sub>, as shown in equation (2-17).



Fig. 3.25. Plot of ring jitter (normalized time) for 3, 4, 5, 7, 9 stage rings.
# **Summary**

These experimental results confirm that the jitter of the individual gate delay, characterized by  $\mathbf{K}$ , can be related to the jitter behavior of the ring as a whole regardless of the length (and thus the frequency) of the ring. This allows the designer to concentrate on the design of the gate itself, while being able to predict the jitter of the ring.

# 3.5 Chapter summary

In this chapter we have developed a theoretical framework for analyzing and predicting jitter in ring oscillators. An approach based on a discrete-time random process representation of jitter errors allows prediction of jitter caused by different sources. The technique also allows analysis of increased jitter due to period-to-period coupling, and offers possible circuit techniques to reduce these effects. The result is a prediction of the time domain figure-of-merit  $\mathbf{K}$ , which can be used to determine the end user's figure-of-merit  $\sigma_x$ . Experimental results for rings of several different lengths confirm the validity of the general approach.

### 4. Sources of jitter in ring oscillators

In this chapter we will consider a detailed application of the jitter analysis method developed in Chapter 3.

### 4.1 Simple differential pair

The differential pair delay element that will be analyzed in this chapter is shown in Figure 4.1. We will derive the effective  $\mathbf{K}$  for the noise sources outlined in Section 3.3.1: thermal noise of the collector load resistors, thermal noise at the input, and noise of the tail current source. The effective  $\mathbf{K}$  for noise on VCO control input was derived in Section 3.2. Since this gate does not use regenerative switching, its added noise effects need not be considered.



Figure 4.1. Differential pair delay gate.

The delay through the gate has two components:

- 1) delay through the differential pair (from  $V_{in}$  to  $V_{coll}$ )
- 2) delay through the emitter follower buffers (from  $V_{coll}$  to  $V_{out}$ )

To simplify the analysis and make the results easier to interpret, we will now make two assumptions regarding the gate delay:

For the remainder of this chapter, we will assume that *the gate delay is dominated by the delay through the differential pair*. This is generally a reasonable assumption (since the delay of the follower is of order the base transit time  $\tau_T$ ) and introduces an error of order less than 10%.

The delay through the differential pair is examined in Appendix H, and is approximated in equation (H-7). It depends on many factors, among them the speed of the input signals, the RC time constant of the collector loads, the transit time  $\tau_T$ , and the base-collector capacitance. Generally, as long as the magnitude of the differential signal is greater than  $V_T = kT/q_e$ , the differential pair switches the tail current much faster than the time constant of the collector load resistance and the effective stray capacitance at the collector node. For the remainder of this chapter, therefore, we will assume that *the differential pair delay is dominated by the RC time constant of the load*. This is not quite as good an assumption, since the error introduced can be up to 20% depending on the magnitudes of the various terms in (H-7).

In principle, a noise analysis similar to the following could be applied to each component of the total gate delay: all terms in (H-7), as well as the emitter follower. For now, keeping things simple clarifies the insight to be gained from the results and eases comparisons with results from harmonic and multivibrator jitter analyses.

Following is an analysis of three noise sources in the differential pair delay.

#### 4.1.1 Thermal noise of load resistors

The circuit can be modeled as shown in Figure 4.2. The differential pair is represented by an ideal switch that is switched at time t=0. The noise-free exponential waveforms are shown as dashed lines in Figure 4.3, and for time t>0 are given by

$$V_{c1}(t) = -I_{EE} R_C [1 - exp(-t/R_C C_C)]$$
(4-1)

$$V_{c2}(t) = -I_{EE} R_C \exp(-t/R_C C_C)$$
(4-2)

with  $R_{C1} = R_{C2} = R_C$ . The differential output signal is given by

$$V_{out}(t) = V_{c2}(t) - V_{c1}(t) = I_{EE} R_C [1 - 2 \exp(-t/R_C C_C)]$$
(4-3)

The definition of the delay time  $T_d$  is when the differential output voltage crosses zero. For the noise-free waveform,  $T_d$  is given by

$$V_{out}(T_d) = 0 = I_{EE} R_C [1 - 2 \exp(-T_d/R_C C_C)]$$
(4-4)

Solving (4-4) for T<sub>d</sub> gives

$$T_d = \ln(2) R_C C_C \approx (0.693) R_C C_C$$
 (4-5)

The slope of the differential output is given by taking the derivative of (4-4) with respect to time:

$$S(t) = \frac{d}{dt} I_{EE} R_C [1 - 2 \exp(-T_d/R_C C_C)]$$
(4-6)

$$S(t) = \frac{2 I_{EE}}{C_C} \exp(-T_d/R_C C_C)$$
(4-7)

And the slope at the zero crossing is given by substituting (4-5) into (4-7)

$$S(T_d) = \frac{I_{EE}}{C_C}$$
(4-8)

The solid lines in Figure 4.3 represent the actual collector waveforms, including the exaggerated effect of typical thermal noise waveforms  $v_{n1}(t)$  and  $v_{n2}(t)$  from  $e_{nRc1}$  and  $e_{nRc2}$ . By superposition, the noise waveforms simply "ride" on the ideal exponential. The result is, at the time of the ideal differential waveform zero crossing, there is a voltage error  $\delta v$ . This causes a time error in the threshold crossing  $\delta t$ .



Figure 4.3. Collector resistance thermal noise waveforms.

If we assume the noise to be much less than the exponential signal, then  $\delta v$  and  $\delta t$  are related by the slope  $S(T_d)$ :

$$\delta t = \frac{\delta v}{S(T_d)} \tag{4-9}$$

And the standard deviations of time and voltage errors  $\sigma_t$  and  $\sigma_v$  are also related by the slope:

$$\sigma_{\rm t} = \frac{\sigma_{\rm v}}{{\rm S}({\rm T}_{\rm d})} \tag{4-10}$$

The standard deviation of the differential voltage error is simply the root sum of the individual standard deviations  $\sigma_{v1}$  and  $\sigma_{v2}$ . These are given by the Johnson noise equation

$$\sigma_{v1} = \sigma_{v2} = \sigma = \sqrt{4 \text{ k T R B}}$$
(4-11)

where R is the resistance and B the effective noise bandwidth.

For a single pole circuit, the noise bandwidth is given by the 3-dB bandwidth multiplied by  $\pi/2$  [71]:

$$B = \frac{\pi}{2} \frac{1}{2\pi RC} = \frac{1}{4RC}$$
(4-12)

Substituting into (4-11) gives the well known result

$$\sigma = \sqrt{\frac{k}{C}}$$
(4-13)

With  $C = C_C$  in (4-13), we have

$$\sigma_{v1} = \sigma_{v2} = \sqrt{\frac{k}{C_C}}$$
(4-14)

and the standard deviation of the differential voltage is

$$\sigma_{\rm v} = \sqrt{\frac{2 \ k \ T}{C_{\rm C}}} \tag{4-15}$$

Using (4-15) and (4-8) in (4-10) gives for the standard deviation of the time error (the jitter):

$$\sigma_{t} = \frac{\sigma_{v}}{S(T_{d})} = \sqrt{\frac{2 \ k \ T}{C_{C}}} \frac{C_{C}}{I_{EE}}$$
(4-16)

$$\sigma_{t} = \sqrt{\frac{2 \text{ k T C}_{\text{C}}}{I_{\text{EE}}^2}} \tag{4-17}$$

If we assume the gate delay errors to be independent, then the asymptotic  $\kappa$  is equal to the  $\kappa$  for the individual gate delay. This is given by dividing  $\sigma_t$  by the square root of the delay in (4-5)

$$K = \frac{\sigma_{t}}{\sqrt{T_{d}}} = \sqrt{\frac{2 \ k \ T \ C_{C}}{I_{EE}^{2}}} \frac{1}{\sqrt{\ln(2) \ R_{C}C_{C}}}$$
(4-18)

$$\mathbf{K} = \sqrt{\frac{2}{\ln(2)}} \sqrt{\frac{\mathbf{k} \ \mathbf{T}}{\mathbf{I}_{\rm EE}^2 \ \mathbf{R}_{\rm C}}} \tag{4-19}$$

$$\mathbf{K} \approx (1.699) \sqrt{\frac{\mathbf{k} \mathbf{T}}{\mathbf{I}_{\mathrm{EE}}^2 \mathbf{R}_{\mathrm{C}}}} \tag{4-20}$$

**K** has dimensions of  $\sqrt{s}$ , and from (4-20) we see that this comes about by taking the square root of an energy (kT) divided by a power ( $I_{EE}{}^2 R_C$ ). The rms thermal energy kT represents an uncertainty in the energy of the collector load.  $I_{EE}{}^2 R_C$  represents the DC power dissipation (energy flow) in the collector load. The intuitive meaning of (4-20) is that it characterizes the gate's ability to resolve time (jitter) by an energy uncertainty (kT) as a fraction of the energy flow over time ( $I_{EE}{}^2 R_C$ ).

Equation (4-20) also indicates that jitter is improved by increasing the DC power dissipation. This is similar to the results of the noise analyses for harmonic and relaxation oscillators [30, 86].

### 4.1.2 Tail current noise

For noise in the tail current, the circuit can be modeled as shown in Figure 4.4. Again, the differential pair is represented by an ideal switch. The noise-free exponential waveforms are shown as dashed lines in Figure 4.5, and are as given in (4-1) and (4-2). The ideal differential output waveform, delay time, and slope at the zero crossing are also the same.

The solid lines in Figure 4.5 represent the actual collector waveforms, including the exaggerated effect of typical noise waveforms  $v_{n1}(t)$  and  $v_{n2}(t)$  due to the tail current noise source  $i_n$ . In this case the noise source is switched so the analysis appears to be more complicated. To make the noise contributions clearer, the actual noise waveforms  $v_{n1}(t)$  and  $v_{n2}(t)$  are also shown in Figure 4.5.

Again, the strategy is to determine the time error in the threshold crossing  $\delta t$  from the voltage error  $\delta v$  using the slope S(T<sub>d</sub>). The noise voltages v<sub>n1</sub>(t) and v<sub>n2</sub>(t) both contribute to  $\delta v$ , but in different ways.

Prior to switching, the tail current and the noise current both flow through to  $R_{C1}$ . The current noise density  $i_n$  drops across  $R_{C1}$  to give a voltage noise density, which integrated over the noise bandwidth  $1/4R_CC_C$  gives a standard deviation of  $v_{n1}$ (t<0) as

$$\sigma_{vn1}(t<0) = \frac{i_n}{2} \sqrt{\frac{R_C}{C_C}}$$
(4-21)

As can be seen from Figure 4.5, when the switch is thrown at t=0, noise no longer affects  $v_{n1}$ , which begins an exponential decay with time constant  $R_CC_C$ . The standard deviation of  $v_{n1}$  for t>0 therefore has the form of a sampled noise term, decaying exponentially:

$$\sigma_{vn1}(t>0) = \frac{i_n}{2} \sqrt{\frac{R_C}{C_C}} \exp(-t/R_C C_C)$$
(4-22)

At the same time as  $v_{n1}$  begins its exponential decay,  $v_{n2}$  begins growing. Analysis shows that, assuming  $i_n$  white, the standard deviation of  $v_{n2}$ 



Figure 4.5. Tail current source noise waveforms.

for t>0 is given by

$$\sigma_{vn2}(t>0) = \frac{i_n}{2} \sqrt{\frac{R_C}{C_C}} \sqrt{1 - \exp(-2t/R_C C_C)}$$
(4-23)

This has the form of an exponential buildup to a steady-state rms noise.

Taking the root sum of (4-22) and (4-23) to find the standard deviation of the differential voltage gives

$$\sigma_{\rm v}(t) = \frac{i_{\rm n}}{2} \sqrt{\frac{R_{\rm C}}{C_{\rm C}}} \sqrt{1 - \exp(-2t/R_{\rm C}C_{\rm C})} + \exp(-2t/R_{\rm C}C_{\rm C})}$$
(4-24)  
$$\sigma_{\rm v}(t) = \frac{i_{\rm n}}{2} \sqrt{\frac{R_{\rm C}}{C_{\rm C}}}$$
(4-25)

Intuitively, this makes sense, since there is only one noise source and the total thermodynamic energy uncertainty in the system must remain unchanged regardless of switching.

The standard deviation of the time uncertainty is obtained by dividing (4-25) by the slope at  $T_d$ :

$$\sigma_{t} = \frac{\sigma_{v}}{S(T_{d})} = \frac{i_{n}}{2} \sqrt{\frac{R_{C}}{C_{C}}} \frac{C_{C}}{I_{EE}}$$
(4-26)

$$\sigma_{t} = \frac{1}{2}\sqrt{R_{C} C_{C}} \frac{i_{n}}{I_{EE}}$$
(4-27)

Again, dividing  $\sigma_t$  by the square root of the delay in (4-5) to get the asymptotic K gives

$$\mathbf{K} = \frac{\sigma_{t}}{\sqrt{T_{d}}} = \frac{1}{2} \frac{\sqrt{R_{C} C_{C}}}{\sqrt{\ln(2) R_{C} C_{C}}} \frac{\mathbf{i}_{n}}{\mathbf{I}_{EE}}$$
(4-28)

$$\mathbf{K} = \frac{1}{2\sqrt{\ln(2)}} \frac{\mathbf{i}_{\mathrm{RE}}}{\mathbf{I}_{\mathrm{EE}}} \tag{4-29}$$

In this case the  $\sqrt{s}$  dimensions of  $\kappa$  come from dividing the current noise density (in  $A/\sqrt{Hz}$ ) by the current. It is interesting to consider (4-29) when expressions for  $i_n$  are substituted for shot and thermal noise.

When the shot noise density

$$i_n = \sqrt{2 \ q_e \ I_{EE}} \tag{4-30}$$

is substituted into (4-29), we have

$$\mathbf{K} = \frac{1}{2\sqrt{\ln(2)}} \frac{\sqrt{2} \ \mathbf{q}_e \ \mathbf{I}_{EE}}{\mathbf{I}_{EE}} \tag{4-31}$$

$$\mathbf{K} = \frac{1}{\sqrt{2 \ln(2)}} \sqrt{\frac{q_e}{I_{\text{EE}}}}$$
(4-32)

$$\mathbf{K} \approx (0.849) \sqrt{\frac{q_e}{I_{EE}}} \tag{4-33}$$

This is similar to (4-20), where **K** was given by a smallest resolvable energy as a fraction of energy flow. In (4-33), the gate's ability to resolve time is characterized by the smallest resolvable unit of charge ( $q_e$ ) as a fraction of the charge flow over time ( $I_{EE}$ ).

If the tail current source is degenerated, then the thermal noise density of the degeneration resistor  $R_E$  should be used:

$$i_n = \sqrt{\frac{4 \ k \ T}{R_E}} \tag{4-34}$$

When this is substituted into (4-29), we have

$$\mathbf{K} = \frac{1}{2\sqrt{\ln(2)}} \frac{1}{I_{\text{EE}}} \sqrt{\frac{4 \text{ k T}}{R_{\text{E}}}}$$
(4-35)

$$\mathbf{K} = \frac{1}{\sqrt{\ln(2)}} \sqrt{\frac{\mathbf{k} \ \mathbf{T}}{\mathbf{I}_{\mathrm{EE}}^2 \ \mathbf{R}_{\mathrm{E}}}} \tag{4-36}$$

$$\mathbf{K} \approx (1.201) \sqrt{\frac{\mathbf{k} \ \mathbf{T}}{\mathbf{I}_{\mathrm{EE}}^2 \ \mathbf{R}_{\mathrm{E}}}} \tag{4-37}$$

In this case, (4-37) is similar to (4-20) in that the gate's ability to resolve time is characterized by the energy uncertainty (kT) as a fraction of the energy flow over time  $(I_{EE}^2 R_E)$  in the element that determines the current.

Both (4-33) and (4-37) indicate that jitter is improved by increasing the DC power dissipation, similar to the result of (4-20). For lowest jitter, the current source should be degenerated so thermal noise (not shot noise) is the limiting factor.

# 4.1.3 Switching of input noise

The circuit of Figure 4.6 will be used for modeling the jitter effects of wideband noise at the differential pair inputs. We will assume all noise sources to be white, and lumped into a single source with density  $e_n$ .

The transfer function of a bipolar differential pair is given by

$$I_{out(diff)} = I_{EE} \tanh\left(\frac{V_{in(diff)}}{2 V_T}\right)$$
(4-38)

where tanh is the hyperbolic tangent function, and  $V_T = kT/q_e$  [31]. The incremental gain is given by

$$g_{\rm m} = \frac{dI_{\rm out(diff)}}{dV_{\rm in(diff)}} = \frac{I_{\rm EE}}{2 V_{\rm T}} \, {\rm sech}^2 \left( \frac{V_{\rm in(diff)}}{2 V_{\rm T}} \right)$$
(4-39)

where sech is the hyperbolic secant.

For input signals that are large compared to  $V_T$ , the gain to the output current is small. Thus the input voltage noise has little effect when the input signals are far apart.

As the input signals cross over during switching, however, the gain rises. During this time, the input voltage noise produces a noise current which is integrated on the collector capacitors. Although the integration is "leaky" due to the discharge path through  $R_C$ , some of the integrated noise still remains when the collector voltages cross approximately  $T_d$  later.

The strategy for analyzing this noise source is first to determine the standard deviation of the integrated noise current, and then determine how much of this influence remains when the output voltages cross.

Appendix I shows how this noise source can be modeled as a series of pulses of duration dt. The standard deviation of the voltage pulses is given by

$$\sigma_{\rm v} = \frac{e_{\rm n}}{\sqrt{2 \ \rm dt}} \tag{4-40}$$



Figure 4.6. Differential input noise switching model.



Figure 4.7. Differential input noise switching waveforms.

Each voltage pulse produces a corresponding current pulse of rms amplitude

$$\sigma_{i} = g_{m}(t) \sigma_{v} = \frac{g_{m}(t) e_{n}}{\sqrt{2 dt}}$$
(4-41)

the standard deviation of the corresponding amount of charge is

$$\sigma_{\rm q} = \sigma_{\rm i} \, \mathrm{dt} = \frac{g_{\rm m}(t) \, e_{\rm n}}{\sqrt{2}} \sqrt{\mathrm{d}t} \tag{4-42}$$

The variance is

$$\sigma_{q^{2}} = \frac{g_{m}(t)^{2} e_{n}^{2}}{2} dt$$
(4-43)

Assume for the moment that all charge is integrated on the capacitors, with no loss from  $R_C$ . Then the variance of the total amount of charge is simply the sum of the individual variances. In the limit as dt approaches zero (ideal white noise), the sum becomes an integral:

$$\sigma_{q(\text{TOTAL})^2} = \int_{-\infty}^{\infty} \frac{g_m(t)^2 e_n^2}{2} dt$$
(4-44)

$$\sigma_{q(\text{TOTAL})^2} = \frac{e_n^2}{2} \int_{-\infty}^{\infty} g_m(t)^2 dt$$
(4-45)

If we assume that  $V_{in(diff)}$  is linear with a slope of  $I_{EE}/C_C$  over the region where  $g_m(t)$  is significant, then

$$V_{in(diff)}(t) \approx \frac{I_{EE} t}{CC}$$
 (4-46)

Substituting (4-46) into (4-39) gives

$$g_{\rm m}(t) = \frac{I_{\rm EE}}{2 \ V_{\rm T}} \ {\rm sech}^2 \left( \frac{I_{\rm EE} \ t}{2 \ C_{\rm C} \ V_{\rm T}} \right)$$
(4-47)

Substituting (4-47) into the integral of (4-45) gives

$$\sigma_{q(TOTAL)^2} = \frac{e_n^2}{2} \frac{I_{EE^2}}{4 V_T^2} \int_{-\infty}^{\infty} \operatorname{sech}^4 \left( \frac{I_{EE} t}{2 C_C V_T} \right) dt \qquad (4-48)$$

To integrate (4-48), use the substitution

$$u = \frac{I_{EE} t}{2 C_C V_T}$$
(4-49)

$$dt = \frac{2 C_C V_T}{I_{EE}} du$$
(4-50)

Substituting gives

$$\sigma_{q(TOTAL)}^{2} = \frac{e_{n}^{2}}{2} \frac{I_{EE} C_{C}}{2 V_{T}} \int_{-\infty}^{\infty} \operatorname{sech}^{4}(u) \, du$$
(4-51)

The definite integral in (4-51) is given by

$$\int_{-\infty}^{\infty} \operatorname{sech}^4(u) \, du = \frac{4}{3}$$
(4-52)

Which, when substituted into (4-51), gives

$$\sigma_{q(\text{TOTAL})^2} = \frac{e_n^2 I_{\text{EE}} C_C}{3 V_T}$$
(4-53)

The rms standard deviation of charge is

$$\sigma_{q(\text{TOTAL})} = e_n \sqrt{\frac{I_{\text{EE}} C_C}{3 V_T}}$$
(4-54)

The standard deviation of voltage is

$$\sigma_{v(\text{TOTAL})} = \frac{\sigma_{q(\text{TOTAL})}}{C_{\text{C}}} = e_n \sqrt{\frac{I_{\text{EE}}}{3 C_{\text{C}} V_{\text{T}}}}$$
(4-55)

This is the error voltage that is integrated onto the capacitor at the input zero crossing, during an elapsed time that is much less than the gate delay. It will decay as an exponential with time constant  $R_C C_C$ :

$$\sigma_{\rm v}(t) = \sigma_{\rm v(TOTAL)} \exp\left(-t/R_{\rm C}C_{\rm C}\right) \tag{4-56}$$

Evaluating for the contribution remaining at the output zero crossing at time  $t = T_d = ln(2)R_CC_C$ :

$$\sigma_{\rm v}({\rm T}_{\rm d}) = \frac{\sigma_{\rm v(TOTAL)}}{2} \tag{4-57}$$

$$\sigma_{\rm v}(T_{\rm d}) = \frac{e_{\rm n}}{2} \sqrt{\frac{I_{\rm EE}}{3 \ C_{\rm C} \ V_{\rm T}}} \tag{4-58}$$

Again, the time uncertainty is obtained by dividing by the slope

$$\sigma_{t} = \frac{\sigma_{v}(T_{d})}{S} = \frac{e_{n}}{2} \sqrt{\frac{I_{EE}}{3 C_{C} V_{T}}} \frac{C_{C}}{I_{EE}}$$
(4-59)

$$\sigma_{t} = \frac{e_{n}}{2} \sqrt{\frac{C_{C}}{3 I_{EE} V_{T}}}$$
(4-60)

And dividing by the square root of Td gives the asymptotic K:

$$\mathbf{K} = \frac{\sigma_{\rm t}}{\sqrt{T_{\rm d}}} = \frac{e_{\rm n}}{2} \sqrt{\frac{C_{\rm C}}{3 \ \rm I_{\rm EE} \ \rm V_{\rm T}}} \frac{1}{\sqrt{\ln(2) \ \rm R_{\rm C}C_{\rm C}}} \tag{4-61}$$

$$\kappa = \frac{1}{2\sqrt{3 \ln(2)}} e_n \sqrt{\frac{1}{I_{EE} R_C V_T}}$$
(4-62)

If we assume the noise density to be dominated by thermal noise of the total base resistance  $r_{bT}$ , then substituting the base resistance noise density expression

$$e_n = \sqrt{4 \ k \ T \ r_{bT}} \tag{4-63}$$

into (4-62), and using  $V_T = kT/q_e$ , gives

$$\mathbf{K} = \frac{1}{\sqrt{3 \ln(2)}} \sqrt{\frac{q_e}{I_{EE}}} \frac{r_{bT}}{R_C}$$
(4-64)

$$\mathbf{K} \approx (0.693) \sqrt{\frac{q_e}{I_{EE}} \frac{r_b T}{R_C}}$$
(4-65)

This is similar to (4-32) in that the gate's ability to resolve time is characterized by charge (q<sub>e</sub>) divided by current (I<sub>EE</sub>). In this case, the relative magnitude of the total equivalent base resistance  $r_{bT}$  and the collector resistance  $R_C$  impose an additional scale factor. The equivalent  $r_{bT}$  must include all wideband noise sources (emitter followers, etc.) going back to the  $V_{out}$  of the previous stage.

### 4.1.4 Summary of noise contributions

Values for  $\mathbf{K}$  have been derived for three different noise sources within a single gate delay. Assuming that gate delay errors are independent, this  $\mathbf{K}$  is also the asymptotic  $\mathbf{K}$  that can be used to predict closed loop jitter using the procedure of Chapter 2. It must be kept in mind that these equations were derived under the following simplifying assumptions:

- 1) The gate delay is dominated by the differential pair delay
- 2) The differential pair delay is dominated by the single pole time constant  $R_C C_C$  of the collector load
- 3) The magnitude of the differential signal is greater than  $V_T = kT/q_e$ .
- 4) All noise sources are white and uncorrelated
- 5) The magnitude of the noise is small compared to the differential signal, so that time and voltage errors near the zero crossing are related by the slope.

Therefore there may be departure from these results to the extent that these assumptions are not met.

Since each K represents a contribution from an independent noise voltage, the K of all sources together is just the square root of the sum of the square contribution of the individual Ks. Following is a summary of the various Ks:

Collector load resistor thermal noise

$$\kappa_{\rm RC} \approx (1.699) \sqrt{\frac{\rm k~T}{\rm I_{\rm EE}^2~R_{\rm C}}}$$
(4-66)

# Tail current noise:

shot noise dominated

$$\mathbf{\kappa}_{\text{IEE}} \approx (0.849) \sqrt{\frac{q}{I_{\text{EE}}}}$$
(4-67)

thermal noise dominated

$$\kappa_{\rm RE} \approx (1.201) \sqrt{\frac{\rm k~T}{\rm I_{\rm EE}^2~R_{\rm E}}}$$
(4-68)

Switching equivalent base resistance thermal noise

$$\mathbf{K}_{\mathbf{f}_{bT}} \approx (0.693) \sqrt{\frac{q}{I_{EE}} \frac{\mathbf{r}_{bT}}{\mathbf{R}_{C}}}$$
(4-69)

White noise at VCO input

$$\mathbf{K}_{\text{VCO}} \approx (0.707) \frac{\mathrm{K}_{\mathrm{o}}}{\omega_{\mathrm{o}}} \, \mathrm{e}_{\mathrm{n}} \tag{4-70}$$

# 4.2 Experimental Verification

### 4.2.1 Simulation

To test the results of the mathematical techniques used to develop equations (4-66) through (4-70), an idealized differential pair was simulated as shown in Figure 4.8. Since the simulation environment allows more control over the circuit conditions, we have the advantage of ensuring that assumptions (1) through (5) in Section 4.1.4 are met. We are also able to isolate the effects of the individual noise sources, something that would be difficult if not impossible in a physical circuit.



Figure 4.8. Idealized differential pair for simulation.

The noise sources were simulated using the transient noise source techniques developed in Appendix I.

Following are the results for each of the noise sources. In each case, circuit parameters were varied over an order of magnitude range around design center values.

Collector load resistor thermal noise

The simulation results are summarized in Table 4.9, and plotted in Figure 4.10. Agreement to the prediction is generally within about 10%, except when the amplitude of the signal is comparable to  $V_T \approx 26 \text{mV}$ . In these cases the assumption that input switching is much faster than output switching is not fulfilled, and the simulated jitter is greater than the predicted. This supports the idea of making the signal as large as possible.

#### Tail current noise

The simulation results are summarized in Table 4.11, and plotted in Figure 4.12. Again, agreement to the prediction is generally within about 10%, except when the amplitude of the signal is comparable to  $V_T \approx 26 \text{mV}$ . In these cases jitter is smaller, since tail current noise is a common mode error when the differential pair is balanced.

### Switching equivalent base resistance thermal noise

The simulation results are summarized in Table 4.13, and plotted in Figure 4.14. Again, agreement to the prediction is generally within about 10%, except when the amplitude of the signal is comparable to  $V_T \approx 26 \text{mV}$ . In these cases jitter is higher, since the noise has not had as much time to decay.

### Summary

The simulation results generally agree with the predicted values to within 10%. The only region of significant disagreement is for signals of amplitude  $\approx V_T$ . This is not a limitation since lower jitter is realized with larger signal amplitudes.

				<b>K</b> [E-08		
$R_C [k\Omega]$	$r_{bT} [k\Omega]$	C <sub>C</sub> [fF]	<sub>EE</sub> [µA]	SIMULATED	PREDICTED	ERROR [%]
3.0	9.0	200	00	1.89	2.00	- 5.5
3.0	9.0	200	00	0.44	0.50	- 13.0
3.0	9.0	200	5	9.76	8.00	+22.0
12.0	9.0	200	00	1.06	1.00	+6.1
0.75	9.0	200	00	5.09	4.00	+27.0
3.0	6.0	200	00	1.76	2.00	- 12.0
3.0	2.25	200	00	1.86	2.00	- 6.8
3.0	9.0	800	00	1.78	2.00	- 11.0
3.0	9.0	50	00	1.87	2.00	- 6.5

 Table 4.9.
 Collector resistance thermal noise simulation results.



Figure 4.10. Plot of collector resistance thermal noise simulation results.

				<b>K</b> [E-08		
$R_C [k\Omega]$	$r_{bT}$ [k $\Omega$ ]	C <sub>C</sub> [fF]	<sub>EE</sub> [µA]	SIMULATED	PREDICTED	ERROR [%]
3.0	9.0	200	00	2.95	3.40	- 13.0
3.0	9.0	200	00	1.50	1.70	- 11.9
3.0	9.0	200	5	4.60	6.80	- 32.0
12.0	9.0	200	00	3.09	3.40	- 9.2
0.75	9.0	200	00	2.02	3.40	- 41.0
3.0	6.0	200	00	3.20	3.40	- 5.9
3.0	2.25	200	00	3.05	3.40	- 10.2
3.0	9.0	800	00	3.31	3.40	- 2.5
3.0	9.0	50	00	2.83	3.40	- 17.0
						1

Table 4.11. Tail current noise simulation results.



Figure 4.12. Plot of tail current noise simulation results.

				$\kappa$ [E-08 $\sqrt{\text{sec}}$ ]		
$R_{C} [k\Omega]$	$r_{bT} [k\Omega]$	$C_C$ [fF]	$_{\rm EE}$ [ $\mu A$ ]	SIMULATED	PREDICTED	ERROR [%]
3.0	9.0	200	00	5.43	4.81	+13.0
3.0	9.0	200	00	2.36	2.41	- 2.1
3.0	9.0	200	5	13.2	9.60	+36.0
12.0	9.0	200	00	2.28	2.41	- 5.4
0.75	9.0	200	00	12.2	9.60	+28.0
3.0	6.0	200	00	10.1	9.60	+5.1
3.0	2.25	200	00	2.48	2.41	+3.3
3.0	9.0	800	00	4.50	4.81	- 7.3
3.0	9.0	50	00	4.38	4.81	- 8.9
						1

Table 4.13. Differential input noise simulation results.



Figure 4.14. Plot of differential input noise simulation results.

# 4.2.2 Hardware tests

As a hardware test of this theory, ring oscillators of lengths 3, 4, 5, 7, and 9 stages were fabricated in a 3-GHz  $f_T$  Si bipolar process. Figure 4.15 shows the ring architecture; the signal path is fully differential to provide immunity to common-mode and power supply noise coupling. The gate was the simple ECL buffer as shown in Figure 4.16. The circuit is similar to that of Figure 3.22, except that in this case the regenerative switching was disabled.

Since there is no PLL involved only open loop measurements were made, in both the time and frequency domains. Table 4.17 shows the test results for center frequency as well as measured and predicted N<sub>1</sub> and  $\mathbf{K}$ . The gate delay for the 4 stage ring was significantly shorter than the other rings. This is because the other rings had a larger stray capacitance on the Q<sub>1</sub> and Q<sub>2</sub> collector nodes, due to details of the circuit implementation. This was an incidental test of  $\mathbf{K}$ 's insensitivity to collector capacitance, which is discussed further in Section 4.3.



Figure 4.15. General schematic for ring experiment.



Figure 4.16. Gate delay element schematic.

RING STAGES	<b>K</b> [E-08√s]	fo [MHz]	td [ps]
3	4.17	170.1	980
4	3.56	164.1	762
5	3.78	102.7	974
7	3.77	71.9	993
9	3.94	56.8	978

Table 4.17. Ring experiment results.



Figure 4.18. Jitter vs. delay for 3, 4, 5, 7, 9 stage rings.

Figure 4.18 shows the plots of  $\sigma_{\Delta T(OL)}$  vs  $\Delta T$  for the rings. The predicted value of K, from its components, is given by substituting the circuit parameter values

$$\begin{split} R_{C} &= 500 \ \Omega & e_{n} &= 11 \ nV/\sqrt{Hz} \\ R_{E} &= 4 \ k\Omega & f_{o} &= 154.1 \ MHz \\ r_{bT} &= 1.65 \ k\Omega & K_{o} &= 2.77E + 08 \ rad/V \cdot sec \\ I_{EE} &= 280 \ \mu A & kT &= 4.16E - 21 \ J \ at \ T &= 300 \ K \end{split}$$

into equations (4-66) through (4-70). The  $f_o$  and  $K_o$  values are for the four stage ring; since the ratio is the same for all rings the K contribution is the same as well. Substituting the numerical values gives

$$\mathbf{K}_{\mathrm{RC}} \approx (1.699) \, \sqrt{\frac{\mathrm{k} \, \mathrm{T}}{\mathrm{I}_{\mathrm{EE}}^2 \, \mathrm{R}_{\mathrm{C}}}} \tag{4-71}$$

$$\mathbf{K}_{\rm RC} \approx (1.699) \sqrt{\frac{(4.16\text{E}-21 \text{ J})}{(280 \ \mu\text{A})^2 (500 \ \Omega)}} = 1.75 \text{ E}-08 \sqrt{\text{s}}$$
(4-72)

$$\mathbf{K}_{\mathrm{RE}} \approx (1.201) \, \sqrt{\frac{\mathrm{k} \,\mathrm{T}}{\mathrm{I}_{\mathrm{EE}}^2 \,\mathrm{R}_{\mathrm{E}}}} \tag{4-73}$$

$$\mathbf{K}_{\rm RE} \approx (1.201) \sqrt{\frac{(4.16\text{E}-21 \text{ J})}{(280 \ \mu\text{A})^2 (4 \ \text{k}\Omega)}} = 0.43 \ \text{E}-08 \ \sqrt{\text{s}}$$
(4-74)

$$\mathbf{K}_{\mathbf{f}_{bT}} \approx (0.693) \sqrt{\frac{q}{\mathbf{I}_{EE}} \frac{\mathbf{r}_{bT}}{\mathbf{R}_{C}}}$$
(4-75)

$$\mathbf{K}_{\mathbf{r}_{bT}} \approx (0.693) \sqrt{\frac{(1.6E-19 \text{ coul})}{(280 \ \mu\text{A})}} \left(\frac{1.65 \ \text{k}\Omega}{500 \ \Omega}\right) = 3.00 \text{ E-08 } \sqrt{\text{s}}$$
(4-76)

$$\mathbf{K}_{\text{VCO}} \approx (0.707) \frac{\mathbf{K}_{\text{o}}}{\omega_{\text{o}}} \mathbf{e}_{\text{n}}$$
(4-77)

$$KVCO ≈ (0.707) \frac{2.77E + 08 \text{ rad/V} \cdot \text{s}}{2\pi \, 154.1 \text{MHz}} 11 \text{ nV} / \sqrt{\text{H}} \text{ z} = 0.22 \text{ E} - 08 \sqrt{\text{s}}$$
(4-78)

The total effective **K**, assuming independent delays, is given by the root sum of (4-72), (4-74), (4-76), and (4-78):

$$\kappa = 3.50 \text{ E-}08 \sqrt{\text{s}}$$
 (4-79)

The dashed line in Figure 4.18 shows the predicted  $\sigma_{\Delta T(OL)}$  corresponding to this value of **K**. Good agreement is seen between this plot and the measured results.

For the 4 stage ring, jitter was also measured at different  $I_{EE}$  tail currents by changing  $V_{CTL}$  in Figure 4.16. Table 4.19 gives the measured results and the predicted K values from (4-71) through (4-78). The results are plotted in Figure 4.20. The agreement is very good, to within 5%.

Note that the calculations in (4-71) through (4-79) assumed that delays are independent. The waveform in the gate is an unclamped exponential, and if the single pole delay model is correct then the ring should be subject to the "memory" effect discussed in Appendix G. Including this effect for the autocorrelation of the jitter process should lead to an increase over the jitter predicted by independent delays, as discussed in Section 3.2.3. Since the increase is not observed, this probably means that the single pole delay model is not completely accurate. Nevertheless, the results are in good agreement with the simple model.

	$\kappa$ components [E-08 $\sqrt{s}$ ]				<b>K</b> [E-08		
I <sub>EE</sub> [µA]	$\kappa_{rbT}$	$\kappa_{RC}$	$\kappa_{RE}$	$\kappa_{VCO}$	PREDICTED	MEASURED	ERROR [%]
280	3.01	1.75	0.44	0.22	3.51	3.56	- 1.3
470	2.33	1.04	0.26	0.22	2.56	2.57	- 0.3
505	2.24	0.97	0.24	0.22	2.46	2.50	- 1.7
540	2.17	0.91	0.23	0.22	2.36	2.41	- 1.9
570	2.11	0.86	0.22	0.22	2.29	2.37	- 3.3
600	2.06	0.82	0.20	0.22	2.22	2.33	- 4.5

Table 4.19. Measured results and predicted K vs.  $\mbox{I\!E\!E}.$ 



Figure 4.20. Plot of measured results and predicted K vs. tail current IEE.

#### 4.3 Implications for design and simulation

This section discusses the result expressed in equations (4-66) through (4-70), which provide several benefits to the design process for low jitter ring oscillators.

### Ring jitter dependence on circuit design values

The most important contribution of (4-66) through (4-70) is to relate circuit design parameters - component values and currents - to the figure of merit  $\mathbf{K}$ . Through the time/frequency technique in Chapter 2, the end user's figure of merit  $\sigma_x$  can be expressed as a function of  $\mathbf{K}$  and the loop bandwidth. Thus we can complete the link in the design process from the component values that we choose in circuit-level design, to the closed loop jitter measured by the end user at the system level.

#### Fundamental limits on jitter

The equations provide a simple, direct means of relating jitter performance to fundamental design parameters such as power dissipation and waveform amplitude.

For example, (4-66) and (4-68) indicate a direct link between DC power dissipation and jitter. Thus if we are designing in a low power application, we can immediately determine the best possible jitter that could be achieved at a given power dissipation.

As another example, (4-69) shows that for a given equivalent base resistance  $r_{bT}$ , there is a link between waveform amplitude  $I_{EE}R_C$  and jitter. Thus if we are designing in a low voltage application with little headroom for large signal swings, we can immediately determine the best possible jitter that could be achieved at a given signal amplitude.

### Identifying sources of jitter to be reduced

Since the equations give magnitudes for different sources of jitter, it is possible to determine which source is the major contributor in a given design. This allows the designer to concentrate on reducing the dominant noise sources.

The equations also ease the circuit optimization process by telling qualitatively how certain design parameters affect  $\mathbf{K}$  for each source. For example, (4-66) indicates that an increase in I<sub>EE</sub> will reduce  $\mathbf{K}$  due to R<sub>C</sub> by the same factor, while increasing R<sub>C</sub> itself will provide only a square root improvement.

The equations also show the temperature dependence of jitter. This is important since it is possible to make circuit parameters (such as the tail current  $I_{EE}$ ) temperature dependent as well.

### K independent of load capacitance C<sub>C</sub>

Note in (4-66) through (4-70), the expressions for K due to gate-level jitter sources, there is no dependence on the collector load capacitance  $C_C$ ! This means  $C_C$  is a free parameter for designer: it can be used to design for the gate delay (and thus the ring center frequency) without affecting jitter figure of merit K.

Also, knowledge of  $C_C$  is not necessary to confidently design for jitter characterized by a given K. This is important since  $C_C$  may consist largely of poorly controlled stray and wiring capacitances.

#### Simulating jitter

The results in (4-66) through (4-70) were derived with some rather broad assumptions. For more precise predictions of jitter performance, simulation is required. Since switching of nonlinear circuit elements is involved, transient simulation with equivalent noise sources must be used. A full transient simulation of the entire ring would take much more CPU time than simulating a single gate. We would save substantial simulation time if we could predict ring performance from simulation of a single gate. In fact, with the result of the analysis in this chapter, we do this. By simulating a single gate to determine the effective **K**, the (open loop) simulation result **K** can be related to the closed loop  $\sigma_x$  using the theory in Chapter 2.

# 4.4 Comparison with jitter in harmonic oscillator

This section compares K for rings with K derived from jitter expressions for the harmonic oscillator described in Section 3.1.1.

Recall Golay's result in (3-6) for rms frequency error:

$$\Delta f = \frac{1}{2\pi RC} \sqrt{\frac{2kT}{E_B}}$$
(4-80)

where  $E_B$  is the total energy dissipated in the resonator loss mechanism during the measurement interval  $\Delta T$ :

$$\mathbf{E}_{\mathbf{B}} = \mathbf{P}_{\mathbf{B}} \,\Delta \mathbf{T} \tag{4-81}$$

This result can be expressed in  $K\sqrt{\Delta T}$  form as follows:

Rutman [67] shows that the rms frequency error  $\Delta f$ , measured over a time interval  $\Delta T$ , is related to the two sample standard deviation  $\sigma_{\Delta T}$  measured over that time interval, by

$$\Delta f = f_0 \frac{\sigma_{\Delta T}}{\Delta T} \tag{4-82}$$

where  $f_0$  is the average frequency. In the resonant system, this is given by (3-1), expressed here in terms of f rather than  $\omega$ :

$$f_0 \approx \frac{1}{2\pi\sqrt{LC}}$$
(4-83)

Substituting (4-81), (4-82), and (4-83) into (4-80) gives

$$\frac{1}{2\pi\sqrt{\text{LC}}}\frac{\sigma_{\Delta T}}{\Delta T} = \frac{1}{2\pi\text{RC}}\sqrt{\frac{2kT}{P_{\text{B}}\Delta T}}$$
(4-84)

Simplifying (4-84) and solving for  $\sigma_{\Delta T}$  gives

$$\sigma_{\Delta T} = \sqrt{\frac{L}{R^2 C}} \sqrt{\frac{2kT}{P_B}} \sqrt{\Delta T}$$
(4-85)

Substituting the expression in (3-2) for the second order system Q into (4-85) gives

$$\sigma_{\Delta T} = \frac{1}{Q} \sqrt{\frac{2kT}{P_B}} \sqrt{\Delta T}$$
(4-86)

Equation (4-86) fits into the  $\mathbf{K}\sqrt{\Delta T}$  model with

$$\mathbf{K} = \frac{1}{\mathbf{Q}} \sqrt{\frac{2\mathbf{k}\mathbf{T}}{\mathbf{P}_{\mathbf{B}}}} \tag{4-87}$$

Note the similarity to the K expressions for the ring oscillator, particularly those for thermal noise in (4-66) and (4-68). In all three cases, K is proportional to the square root of a thermal energy uncertainty (kT) divided by an average power dissipation. In the harmonic oscillator case, however, K is improved by a factor of Q. The intuitive explanation is that the peak power flow is much greater than the average dissipation P<sub>B</sub>, due to the energy storage in the resonator elements.

To summarize, consider a harmonic oscillator with average power dissipation  $P_B$ , and a ring oscillator that dissipates an average power of  $P_B$  per stage. The jitter performance of the harmonic oscillator as characterized by K will be better than the ring by a factor of approximately Q. Conversely, for the ring to achieve jitter performance as good as the harmonic oscillator, its average power dissipation must be much higher: approximately Q·  $P_B$  per stage.

This implies that attempts to realize low jitter by synthesizing a high Q with active elements will not work. To realize low  $\mathbf{K}$ , we must have the high peak power flow that can only be achieved with actual resonant energy storage elements.

The result of (4-87) can also be obtained directly from the bandpass noise spectrum and the time/frequency technique of Chapter 2. In the open loop frequency domain, we can determine an effective value of  $N_1$  as follows:

Consider the model of the resonator shown in Figure 4.21. The LC impedance has been approximated using (3-5), expressed here in terms of offset frequency f rather than  $\omega_{0}$ :

$$Z \approx \frac{1}{j \ 4\pi f \ C}$$
(4-88)



Figure 4.21. Noise model of resonator.

This approximation is valid for offset frequencies greater than  $f_0/Q$ .

The voltage noise density at the output is given by [71]

$$e_{n(out)} = i_n |Z| = \sqrt{\frac{4kT}{R/2}} \frac{1}{4\pi f C} \left[\frac{V}{\sqrt{Hz}}\right]$$
(4-89)

In terms of power dissipated in resistor R/2, we have

$$P_{n(out)} = \frac{e_{n(out)}^2}{R/2} = kT \frac{1}{(\pi f R C)^2} \left[\frac{W}{Hz}\right]$$
(4-90)

Here we must recognize the ambiguity of the magnitude spectrum: the p.s.d. in (4-90) makes no distinction between phase noise power and amplitude noise power. Since we have placed no special restrictions on the resonator circuit, let us assume that the power is equally distributed between phase and amplitude noise [66]. Then the phase noise power density is half of (4-90):

$$P_{\phi n(out)} = \frac{P_{n(out)}}{2} = \frac{kT}{2} \frac{1}{(\pi f R C)^2} \left[\frac{W}{Hz}\right]$$
(4-91)

 $N_1$  is defined in terms of  $S_{\phi OL}(f)$ , the p.s.d. normalized to the carrier power. In this case, dividing (4-91) by the average power dissipation  $P_B$  gives

$$S_{\phi OL}(f) = \frac{kT}{2 P_B} \frac{1}{(\pi RC)^2} \frac{1}{f^2} [Hz^{-1}]$$
(4-92)

This fits into the the  $N_1/f^2$  model, with:

$$N_1 = \frac{kT}{2 P_B} \frac{1}{(\pi RC)^2}$$
(4-93)

 $N_1$  is related to **K** by (2-17); with  $f_0$  from (4-83) we have

$$\mathbf{K} = \frac{\sqrt{N_1}}{f_0} = \sqrt{\frac{kT}{2P_B}} \frac{1}{\pi RC} 2\pi \sqrt{LC}$$
(4-94)

$$\mathbf{K} = \sqrt{\frac{2kT}{P_B}} \sqrt{\frac{L}{R^2C}}$$
(4-95)

Using the second order Q of (3-2) in (4-95) gives

$$\mathbf{K} = \frac{1}{Q} \sqrt{\frac{2kT}{P_B}} \tag{4-96}$$

which is the same as (4-87), which was derived from Golay's result.

Golay's analysis proceeded entirely in the frequency domain, giving an rms frequency error in (4-80). Rutman's result in (4-82) allowed us to determine the time domain figure

of merit K. Alternatively, using the chapter 2 time/frequency technique on the phase noise p.s.d. of (4-92) gives a direct path to K in (4-96). The convergence to the same result provides a confirming link between the classical frequency domain analysis techniques from harmonic oscillators, and the more general approach developed in Chapters 2 and 3.

# 4.5 Chapter summary

This chapter has developed expressions for predicting jitter in a ring oscillator composed of differential pair delay gates. The time domain figure of merit K, introduced in Chapter 2, provides the link to system-level jitter performance measures. With the aid of some powerful but reasonable assumptions, the resulting expressions show simple relations between noise sources and the resulting jitter. Expressions were developed for jitter due to thermal noise in the collector load resistance, shot or thermal noise in the tail current source, and switching of wideband thermal noise at the differential pair inputs. The expressions were verified with both simulation and experimental results. Comparison with the result of harmonic oscillator analysis showed convergence to the same result.
# 5. Design of low jitter VCO for AD806

This chapter covers the design of the low jitter voltage controlled ring oscillator for the AD806, the clock and data recovery PLL that improves on the performance of the AD802.

## 5.1 VCO Requirements

In this section, we first consider the requirements for the VCO that flow down from the system level. Following is a discussion of the basic ring VCO design, and then modifications of the basic design that were required.

#### 5.1.1 Low jitter

The most important performance measure for the VCO is jitter. The desired  $\sigma_x$  for this design was approximately 20 ps rms, which is 0.3% of a unit interval or slightly more than 1° of phase.

The fundamental limit on jitter is thermal noise, but this is by no means the dominant source of jitter in practical VCOs. To preserve low jitter performance, care must be taken to minimize sensitivity of frequency to voltages other than the control voltage. In many high frequency VCOs most of the output "jitter" is actually modulation due to sensitivity to high frequency power supply variations.

# 5.1.2 Very low duty cycle distortion

This is important for proper operation of the PLL phase detector. This can be seen from the timing diagram in Figure 1.3. The phase detector tries to align rising edges of the VCO clock to data transitions, whereas the sampling of the data occurs on falling edges of the VCO clock. Any error in duty cycle translates directly into a phase error at the VCO output.

#### 5.1.3 Quadrature

The frequency detector used in this PLL requires two clock signals in quadrature [20]. Maintaining a precise quadrature relationship is not critical. As will be seen in Section 5.2, the design approach used for this VCO provides good quadrature performance.

#### 5.1.4 Control constant linearity

Ideally the output frequency is linearly related to the control voltage:

$$f_{OUT} = f_o + \frac{K_o}{2\pi} V_{CTL(diff)}$$
(5-1)

where  $K_0$  is the control constant with units rad/V·s.

In reality, the V-to-f relationship will have some nonlinearity, and the slope of the V-to-f characteristic will vary.  $K_0$  then will not be constant but will depend on the control voltage. This variation should be avoided, since closed loop performance parameters of the PLL (for example, loop bandwidth) depend on  $K_0$ . For the same reason,  $K_0$  should be as independent of temperature, power supply, and process variations as possible.

# 5.1.5 Low power

Reducing power makes the end product more attractive from a system point of view. The dielectrically isolated bipolar "XFCB" process [106] used for the AD806 features very small device geometries, down to  $1.5\mu m \ge 1.5\mu m$  emitter areas. With the associated low capacitances, 155MHz operation can be obtained even at low collector currents of order 100µA. Unfortunately, as shown in Chapter 4, there is a tradeoff involved since low power operation may result in higher jitter.

## 5.2 Ring oscillator design

Following is the development of the basic design of the ring VCO with quadrature outputs.

## 5.2.1 Development of basic ring



Figure 5.1. 4 stage ring schematic.

Figure 5.1 shows a four stage ring composed of differential logic gates. For oscillation to occur, there must be a net inversion around the ring; this is achieved with a wire inversion since the ring has an even number of stages. The oscillator completes one period when an edge goes around the ring twice. The frequency is determined by the delay in each of the gates:

$$f_{OUT} = \frac{1}{T} = \frac{1}{2(d_1 + d_2 + d_3 + d_4)}$$
(5-2)

Note from the timing diagram in Figure 5.1 that the ring inherently provides a 50 % duty cycle, fulfilling the requirement in Section 5.1.2. Note also that  $V_A$  and  $V_C$  will be in quadrature to the extent that  $d_1 + d_2 = d_3 + d_4$ . This fulfills the requirement of Section 5.1.3.

Usually the frequency is controlled by making the delay depend on the control voltage for example, having the control voltage change a current in the gate which affects the gate delay [17, 48]. The problem with this approach is that it is usually susceptible to common mode influences (most importantly, power supply voltage variations) which can also change the gate delay. This leads to modulation of the output frequency and increased jitter.

An alternative method uses gates with constant delay, and varies delay around the ring by taking a linear interpolation of signals at different stages in the ring [23, 45, 79]. The basic circuit used in this PLL uses an interpolating circuit [45] shown in Fig 5.2. This interpolating approach to realizing a voltage controlled phase delay can be traced back at least as far as the Armstrong modulator [3].

There are two differential signal pair inputs to the interpolator, one called "fast" and the other "slow." Ideally, the output is a linear combination of the two inputs

$$V_{OUT} = x V_{SLOW} + (1-x) V_{FAST}$$
(5-3)

where x (0 < x < 1) is a fraction determined solely by the differential control voltage V<sub>CTL(diff)</sub>.

Referring to Figure 5.2: when  $V_{CTL(diff)}$  is very negative (<  $-I_B \cdot R_D$ ),  $I_{SLOW} \approx 0$  and  $I_{FAST} \approx I_B$ .  $Q_{1A}$  and  $Q_{1B}$  are off;  $V_{OUT}$  is determined by  $Q_{2A}$  and  $Q_{2B}$  processing the  $V_{FAST}$  signal, and x = 0. Conversely, when  $V_{CTL(diff)}$  is very positive,  $Q_{2A}$  and  $Q_{2B}$  are off;  $V_{OUT}$  is determined by the  $V_{SLOW}$  signal, and x = 1. When  $V_{CTL(diff)} = 0$  (which ideally would be at the VCO center frequency),  $I_{SLOW} \approx I_{FAST} \approx I_B/2$ .  $V_{OUT}$  will be an equally weighted interpolation between the  $V_{FAST}$  and  $V_{SLOW}$  signals, and  $x = \frac{1}{2}$ .

Also shown in Figure 5.2 is an idealized timing diagram (assuming no delay in the interpolator). If the delay between the fast and slow inputs is of order of the signal rise time, the linear combination of amplitude is also a linear interpolation in delay. That is, if the delay difference between the fast and slow input is  $d_{FS}$ , the delay from  $V_{FAST}$  to  $V_{OUT}$  is  $x \cdot d_{FS}$ .

Figure 5.3 shows the basic design of the VCO with the interpolator block, including the delay of the interpolator itself. The ring is composed of two identical halves so that quadrature outputs are available. The advantage of using the interpolator is that, if the gate delays can be made independent of common mode influences (such as supply variations), then the delay around the ring is determined only by the differential voltage  $V_{CTL(diff)}$ . Hence we can achieve control of the frequency by purely differential means, while maintaining immunity to common mode influences.

Now the frequency is given by

$$f_{OUT} = \frac{1}{4 (d_1 + x d_2 + d_3)}$$
(5-4)

The center frequency is given by

$$f_0 = f_{OUT}(x = \frac{1}{2}) = \frac{1}{4 d_1 + 2 d_2 + 4 d_3}$$
 (5-5)

An analysis of the degenerated pair Q3A/Q3B gives x in terms of V<sub>CTL(diff)</sub>:

$$x = \frac{I_{SLOW}}{I_B} = \frac{V_{CTL(diff)}}{2 \cdot I_B \cdot R_D} + \frac{1}{2}$$
(5-6)

which is valid for the linear range of the degenerated pair

$$|V_{CTL(diff)}| < I_B \cdot R_D$$
 (5-7)



Figure 5.2. Interpolating circuit.



Figure 5.3. Quadrature ring VCO block diagram.

# 5.2.2 Drawbacks to the ring oscillator architecture Control characteristic inherently nonlinear

A disadvantage of the interpolator VCO is that the control characteristic is inherently nonlinear with respect to x, which means that K<sub>0</sub> is not constant [79]. This can be seen by taking the derivative of (5-4):

$$K_{o}(x) = \frac{df_{OUT}}{dx} = \frac{-d_{2}}{4(d_{1} + x d_{2} + d_{3})^{2}}$$
(5-8)

The magnitude of the problem can be better understood by considering it in terms of the VCO tuning range. By substituting x = 0 and x = 1 into (5-4), we see that the ratio of maximum to minimum frequency is

$$\frac{f_{MAX}}{f_{MIN}} = \frac{d_1 + d_2 + d_3}{d_1 + d_3}$$
(5-9)

The change of slope over this range is found by similarly substituting x = 0 and x = 1 into (5-8), giving

$$\frac{K_{0MAX}}{K_{0MIN}} = \frac{(d_1 + d_2 + d_3)^2}{(d_1 + d_3)^2} = \left(\frac{f_{MAX}}{f_{MIN}}\right)^2$$
(5-10)

From (5-10) we see that if we desire a tuning range  $\rho$ , the slope of the characteristic will vary by a factor of  $\rho^2$  over that range. For the tuning range of ± 10% required for this PLL,  $\rho^2$  is given by

$$\rho^2 = \left(\frac{1.1}{0.9}\right)^2 = 1.49 \tag{5-11}$$

This change in slope of almost 50% is unacceptably high, since it causes a similarly large change in the loop bandwidth.

Another problem is that (5-4) is not symmetric with respect to frequency: that is, the "center frequency" corresponding to  $x = \frac{1}{2}$  is not midway between  $f_{MIN}$  and  $f_{MAX}$ . Figure 5.4 shows a plot of normalized frequency and control constant vs. x for a ±10% tuning range.



Figure 5.4. Nonlinearity of interpolating VCO V-to-f characteristic.

## Frequency dependence on gate delay

The gate used in the ring is a simple ECL differential pair, shown in Figure 5.5. We have assumed that most of the delay through the gate is due to the  $R_CC_C$  time constant of the collector load. Center frequency is set by trimming the effective  $R_C$ . (A minor disadvantage is that the trim is cumbersome since all gates must be trimmed by the same amount; this is realized with link trims).

Some of the gate delay, however, is due to the switching speed of the differential pair. The absolute switching time is not a well controlled parameter and depends on several conditions as shown in Appendix H. The two most troublesome influences on gate delay were temperature and changing tail current coupled from supply voltage variations.



Figure 5.5. Gate schematic with C<sub>jc</sub> stray capacitance.

As indicated in Appendix H, the temperature dependence of  $f_T$  causes a second order dependence of switching time on temperature. In simulation, this caused a center frequency drift of close to 20% for a 2:1 variation in absolute temperature, from -60°C to +140°C. This drift was equal to the tuning range and would have left no margin for other frequency error sources.

The switching time also shows a second order dependence on tail current, through its influence on  $f_T$ . Ideally the DC collector current of  $Q_5$  would be the sole component of the tail current for the  $Q_{4A}/Q_{4B}$  differential pair. However, if there is AC noise on the power supply rail, the changing voltage across  $Q_5$ 's base-collector capacitance  $C_{jc}$  couples an AC current onto  $I_{TAIL}$ . Since the switching time depends somewhat on the tail current, this leads to a modulation of the delay (and the ring frequency) by the power supply voltage. This will seriously degrade jitter performance and must be avoided if at all possible.

## 5.2.3 Improvements to ring oscillator

Three of the major design issues from the previous section were addressed in the improved design:

- Reduce tail current sensitivity to AC ripple on power supply
- Reduce delay sensitivity to temperature
- Linearize V-to-f characteristic

Following is a discussion of the design steps that were taken to improve performance in these areas.

# Reduce tail current sensitivity to AC ripple on power supply

Sensitivity to power supply ripple was reduced with the decoupling network shown in Figure 5.6. Capacitor  $C_{BP}$  (of order 1 pF) provides a low impedance path to shunt AC current away from the differential pair;  $R_{BP}$  (of order 10 k $\Omega$ ) raises the output impedance of the current source as seen by the differential pair. This also has the advantage of making the thermal noise of  $R_{BP}$  the dominant source of tail current noise, rather than the shot noise of Q5.

#### Reduce delay sensitivity to temperature

Sensitivity of delay to temperature was reduced by making the tail current proportional to absolute temperature (PTAT). The PTAT bias currents were developed using a bandgap voltage reference [12]. In simulation, this was empirically observed to reduce the delay drift by a factor of four.



Figure 5.6. Gate schematic with bypass network.

## Linearize V-to-f characteristic

Linearization of the V-to-f characteristic was realized by introducing a compensating nonlinearity in the transfer characteristic of the  $V_{\text{CTL}(\text{diff})}$  to fraction x circuit. The resulting circuit is shown in conceptual form in Figure 5.7. The circuit makes use of the translinear principle [28], which allows introduction of a well controlled nonlinearity by unbalancing the emitter areas of a differential pair.

The ±10% frequency tuning range at the VCO control input corresponds to a ±200mV voltage range for V<sub>CTL(diff)</sub>. The saturation limit of the Q<sub>8A</sub>/Q<sub>8B</sub> degenerated pair set by I<sub>B</sub>· R<sub>D</sub> was chosen to be ±300mV to avoid any nonlinearity near the transition to the limit of linear operation. From (5-6), this means that x will range from 1/6 to 5/6 (rather than 0 to 1). Figure 5.8 shows the transfer characteristic from V<sub>CTL(diff)</sub> to currents I<sub>FAST</sub> and I<sub>SLOW</sub>. Also shown in Figure 5.8 is the desired characteristic for I<sub>FAST</sub>' and I<sub>SLOW</sub>', which are compensated for the inherent V-to-f nonlinearity shown in Figure 5.4. Compensation is achieved by using I<sub>SLOW</sub>' and I<sub>FAST</sub>' as the tail currents for Q<sub>1A</sub>/Q<sub>1B</sub> and Q<sub>2A</sub>/Q<sub>2B</sub> respectively in the interpolator circuit of Figure 5.2.

The amount of curvature in the compensation is controlled by the unbalance ratio  $\lambda$  in the emitter areas of Q<sub>10A</sub> and Q<sub>10B</sub>. In simulations of the uncompensated VCO, the ratio of slopes at the ends of the input range was 2:1, even larger than predicted by the simple theory of (5-10). The required unbalance to compensate follows from Gilbert's results (since the ±200mV limits correspond to a normalized input of 1/6 and 5/6), in which the ratio of endpoint slopes as a function of unbalance  $\lambda$  is

$$\rho = \left(\frac{1 + \frac{5}{6}(\lambda - 1)}{1 + \frac{1}{6}(\lambda - 1)}\right)^2 = 2$$
(5-12)



Figure 5.7. Translinear circuit for nonlinearity compensation.



Figure 5.8. Desired characteristic for linearity compensation

Solving (5-12) gives for the unbalance ratio a value of  $\lambda = 1.70$ . In practice the compensation does not need to be so exact, and in the design a value of  $\lambda = 2$  was realized by connecting two identical devices in parallel for Q<sub>10A</sub>.

A subtle point that should be noted is that  $I_B$  cannot be made PTAT, since we see from (5-6) and (5-8) that this would cause  $K_o$  to be temperature dependent. This shows an added benefit of using the translinear approach: the <u>ratio</u> of the currents  $I_{FAST}$ ',  $I_{SLOW}$ ' is controlled only by  $V_{CTL(diff)}$  in a temperature-independent fashion, while the <u>sum</u> of the currents  $I_B$ ' is PTAT for reducing the temperature drift of switching delay through the interpolator blocks.

#### **5.3 Experimental Results**

Figure 5.9 shows the simulated V-to-f characteristic of the VCO with and without linearity compensation. Figure 5.10 shows the measured V-to-f characteristic with  $\lambda = 2$ unbalance compensation. For the compensated VCO, K<sub>o</sub> is constant to within 5% of the center frequency value over the entire tuning range.

Figure 5.11 shows the simulated temperature drift of frequency, with and without PTAT biasing, over a  $-60^{\circ}$ C to  $+140^{\circ}$ C range. Figure 5.12 shows the measured temperature drift of center frequency. With PTAT bias, the average (end-to-end) temperature drift of center frequency is approximately 520 ppm/°C.



Figure 5.9. Simulated V-to-f characteristic, with/without linearity compensation



Figure 5.10. Measured VCO linearity.



Figure 5.11. Simulated center frequency drift over temperature, with/without PTAT bias.



Figure 5.12. Measured temperature drift of frequency.

Figure 5.13 shows simulation of power-supply induced jitter both with and without the  $R_B/C_B$  decoupling network. The amplitude of the ripple sinusoid was 200 mV p-p. With the network, jitter is reduced on average by a factor of 10.

For the fabricated parts, the effectiveness of the decoupling network was measured by injecting noise on the power supply and looking for bit errors. No errors were seen for injected noise amplitudes up to 120mV p-p.



The power/jitter tradeoff favored low power with moderate jitter, with a nominal tail current of  $I_{EE} = 100 \,\mu\text{A}$ . The nominal collector resistance is  $R_C = 3 \,k\Omega$ , but this value can vary from 2 k $\Omega$  to 6 k $\Omega$  since  $R_C$  is used to trim the center frequency.

Figure 5.14 shows the open loop, self referenced jitter plot. The extracted value of the time domain figure of merit  $\mathbf{K}$  was 6.05E-08  $\sqrt{s}$ . The predicted value from the sources in Section 4.1 is given as follows:

$$\begin{split} R_{C} &= 1.9 \text{ k}\Omega & e_{n} = 95 \text{ nV} / \sqrt{\text{Hz}} \\ R_{E} &= 9.5 \text{ k}\Omega & f_{o} = 155.4 \text{ MHz} \\ r_{bT} &= 4.8 \text{ k}\Omega & K_{o} = 4.41\text{E} + 08 \text{ rad} / \text{V} \cdot \text{sec} \\ I_{EE} &= 122 \text{ } \mu\text{A} & \text{kT} = 4.16\text{E} - 21 \text{ J at } \text{T} = 300 \text{ K} \\ \end{split}$$

$$\begin{aligned} \kappa_{RC} \approx (1.699) \sqrt{\frac{\text{k T}}{\text{I}_{EE}^{2} R_{C}}} & (5-13) \end{aligned}$$

$$𝔅RC ≈ (1.699) √{(4.16E-21 J) / (122 μA)^2 (1.9 kΩ)} = 2.06 E-08 √s$$
(5-14)

$$\kappa_{\rm RE} \approx (1.201) \sqrt{\frac{\rm k~T}{\rm I_{\rm EE}^2~R_{\rm E}}}$$
(5-15)

$$\mathbf{K}_{\rm RE} \approx (1.201) \sqrt{\frac{(4.16\text{E}-21 \text{ J})}{(122 \ \mu\text{A})^2 (9.5 \ \text{k}\Omega)}} = 0.65 \ \text{E}-08 \ \sqrt{\text{s}}$$
(5-16)

$$\mathbf{K}_{\mathbf{r}_{bT}} \approx (0.693) \ \sqrt{\frac{q}{I_{EE}} \frac{\mathbf{r}_{bT}}{\mathbf{R}_{C}}}$$
(5-17)

$$\mathbf{K}_{\rm r_{bT}} \approx (0.693) \sqrt{\frac{(1.6E-19 \text{ coul})}{(122 \,\mu \text{A})}} \left(\frac{4.8 \text{ k}\Omega}{1.9 \text{ k}\Omega}\right) = 3.99 \text{ E-08 } \sqrt{\text{s}}$$
(5-18)

$$\mathbf{K}_{\text{VCO}} \approx (0.707) \frac{\mathrm{K}_{\mathrm{o}}}{\omega_{\mathrm{o}}} e_{\mathrm{n}}$$
(5-19)

$$\mathbf{K}_{\text{VCO}} \approx (0.707) \frac{4.41\text{E} + 08 \text{ rad/V} \cdot \text{s}}{2\pi \ 155.4 \text{ MHz}} (95 \text{ nV} / \sqrt{\text{Hz}}) = 3.03 \text{ E} - 08 \sqrt{\text{s}}$$
(5-20)

Taking the root sum of these components gives

$$\mathbf{K} \approx 5.46 \,\mathrm{E} \cdot 08 \,\sqrt{\mathrm{s}} \tag{5-21}$$

which is within 10% of the measured K of 6.05 E-08  $\sqrt{s}$  .



Figure 5.15. K dependence on VCO interpolation fractionx.

#### **Closed loop jitter**

The measured closed loop  $\sigma_{x(meas)}$  for pseudorandom data was 37.8 ps rms. The measured loop bandwidth (for pseudorandom data) was 228 kHz. The predicted value of  $\sigma_x$  from equation (2.1.3-3) and (2.1.5-7) was

$$\sigma_{\rm X} = \frac{\kappa}{2\sqrt{\pi \ \rm f_L}} \tag{5-22}$$

$$\sigma_{\rm x(pred)} = \frac{6.05 \text{E} \cdot 08 \sqrt{\text{s}}}{2\sqrt{\pi} (228 \text{ kHz})} = 35.7 \text{ ps rms}$$
(5-23)

within 6% of the measured value.

## Jitter dependence on tuning

An interesting dependence of  $\mathbf{K}$  on VCO tuning was observed. A plot of jitter  $\mathbf{K}$  vs. the interpolator tuning fraction x, shown in Figure 5.15, shows that jitter is worst near the center of the tuning range. The main reason for this effect was that the implementation of the circuit of Figure 5.7 was not optimized for noise, and contributed the excessively high  $e_n = 95 \text{ nV}/\sqrt{\text{Hz}}$  noise density. The variation with tuning is due to the changing gain that this noise source sees in the translinear cell of the nonlinearity compensation circuit. At either end of the range, the gain of the translinear cell is small, the effective  $K_0$  is reduced, and the  $K_{VCO}$  contribution to jitter drops out. The resulting jitter should then be due only to  $K_{RC}$ ,  $K_{RE}$ , and  $K_{rbT}$ .

Taking the root sum of these components gives

$$\mathbf{K} \approx 4.54 \,\mathrm{E}{-}08 \,\sqrt{\mathrm{s}} \tag{5-24}$$

which is within 2% of the  $\approx 4.6\text{E}-08\sqrt{s}$  measured at the endpoints of the tuning range when x = 0 and x = 1. Note that Figure 5.15 also supports the assertion that gate delay jitter errors are independent of ring length. From Figures 5.2 and 5.3 we see that when x = 0, the ring is effectively 4 stages long; when x = 1, the ring is 6 stages long. In both cases, however,  $\mathbf{K}$  is approximately 4.6E-08  $\sqrt{s}$ .

The difficulty with jitter dependence on tuning range was noted, but due to time constraints in the design process, no steps were taken to correct this problem. Possible improvements are discussed in the future work section of Chapter 7.

# 5.4 Chapter summary

In summary, the ring oscillator architecture of Figure 5.3, with the design improvements of Section 5.2.3, meets all the VCO design requirements. The ring structure inherently provides a 50% duty cycle and quadrature outputs. Control of frequency by purely differential means provides a measure of inherent insensitivity to supply-induced jitter. A disadvantage is inherent nonlinearity, but this is compensated in a predictable manner. A bypassing network has been used to further reduce the effect of power supply variations on jitter. Temperature dependence of frequency has been reduced by providing the ring gates with a temperature compensating bias current. Test results show a linear control characteristic about the desired 155 MHz center frequency, good temperature stability, and reduced sensitivity to power-supply induced jitter.

#### 6. Design procedure

This chapter summarizes the design procedure developed in Chapters 2 through 4, and exemplified in detail in Chapter 5.

## 6.1 Step 1: refer design goal to asymptotic K

The starting point for the procedure can be given in either the time or frequency domain, depending on which end user figure of merit is the design goal. In either case, the first step is to relate the design goal to the time domain figure of merit  $\kappa$ .

#### 6.1.1 Time domain: $\sigma_x$

In the time domain the desired performance is expressed as  $\sigma_x$ , the closed-loop transmit clock referenced jitter. From the time/frequency procedure of Chapter 2, this is related to the asymptotic  $\kappa$  by

$$\mathbf{K} = 2 \,\sigma_{\mathrm{X}} \,\sqrt{\pi} \,\mathbf{f}_{\mathrm{L}} \tag{6-1}$$

where  $f_L$  is the loop bandwidth.

\_

For example, if a  $\sigma_x$  of 25 ps is desired at a loop bandwidth of 100 kHz, then the required asymptotic **K** is given by substituting into (6-1):

$$\mathbf{K} = 2 \ (25 \text{ ps}) \ \mathbf{\sqrt{\pi}} \ (100 \text{ kHz})$$
 (6-2)

$$\mathbf{K} = 2.81 \text{ E-08 } \sqrt{\text{s}}$$
 (6-3)

# 6.2.2 Frequency domain N<sub>1</sub>

The ring oscillator may also be characterized in terms of its open loop spectrum. This is usually specified as a power spectral density  $N_{f\Delta}$  at a given offset frequency  $f_{\Delta}$  from the "carrier" (center frequency)  $f_0$ .

Again, this can be related to the asymptotic  $\mathbf{K}$  using the time/frequency technique of Chapter 2. If we assume that the open loop spectrum follows the  $1/f^2$  power law, then

$$N_{f\Delta} = \frac{N_1}{f_{\Delta}^2} \tag{6-4}$$

Solving for N<sub>1</sub> gives

$$N_1 = N_{f\Delta} f_{\Delta}^2 \tag{6-5}$$

Once we have expressed the desired performance in terms of N1, (2-17) is used to determine the asymptotic K:

$$\mathbf{K} = \frac{\sqrt{N_1}}{f_0} \tag{6-6}$$

For example, suppose the desired oscillator performance is specified as having a p.s.d. of -107 dBc at a 1MHz offset from a 155MHz center frequency.

First we convert to an equivalent  $N_1$  (note that dBc is converted to a ratio using 10X the logarithm, since it is a power expression):

$$N_1 = 10^{(-107/10)} (1 \text{MHz})^2 \tag{6-7}$$

$$N_1 = 20 \text{ Hz}$$
 (6-8)

Substituting into (6-6) gives

$$\mathbf{K} = \frac{\sqrt{20 \text{ Hz}}}{155 \text{ MHz}} \tag{6-9}$$

$$\mathbf{K} = 2.88 \text{E-}08 \sqrt{\text{s}} \tag{6-10}$$

## 6.2 Step 2: adjust asymptotic K to gate-level K

Equations (4-66) through (4-70) give the K values for various jitter sources in a single delay. As we have seen, the asymptotic K is equal to the single delay K only when the delay errors are independent and there are no other noise coupling mechanisms operating.

The asymptotic  $\mathbf{K}$  may be higher for various reasons. Appendix G shows how the correlation of delay errors raises the asymptotic  $\mathbf{K}$ . When the loop is closed, additional jitter may result from on-chip noise coupling. To achieve a desired asymptotic  $\mathbf{K}$ , the gate should therefore be designed conservatively for a lower  $\mathbf{K}$ .

For example, suppose we are trying to achieve the asymptotic  $\mathbf{K} = 2.81\text{E}-08$   $\sqrt{s}$  of (6-3) in an interpolating ring. If we design conservatively with a safety factor of 1.5, the single gate delay  $\mathbf{K}$  should be

$$\mathbf{K} = \frac{2.81 \text{E} \cdot 08 \,\sqrt{\text{s}}}{1.5} = 1.87 \text{E} \cdot 08 \,\sqrt{\text{s}} \tag{6-11}$$

6.3 Step 3: determine constraints on the design of the individual gate

Now that we have determined the single gate  $\mathbf{K}$ , we can use (4-66) through (4-70) to give constraints on circuit values. The components will root sum to give the total  $\mathbf{K}$ . As a starting point in the constraints, we could assign equal contributions to each of the sources. Then the root sum total will be equal to (6-11) when each of the four components is

$$\mathbf{K} = \frac{1.87 \text{E} \cdot 088 \,\sqrt{\text{s}}}{\sqrt{4}} = 0.94 \text{E} \cdot 08 \,\sqrt{\text{s}} \tag{6-12}$$

This can be applied to each of (4-66) through (4-70) to give design constraints. For example, suppose we are designing a ring with the basic delay element shown in Figure 4.1. The current source is sufficiently degenerated so that shot noise is not the jitter source. The design goal for center frequency is  $f_0 = 155$ MHz, with a control constant of  $K_0 = 440$  rad/V·s. Using kT = 4.16E-21 J at T = 300 K, (4-66) through (4-70) give:

Collector load resistor thermal noise

$$\mathbf{K}_{\mathrm{RC}} \approx (1.699) \sqrt{\frac{\mathrm{k} \mathrm{T}}{\mathrm{I}_{\mathrm{EE}}^2 \mathrm{R}_{\mathrm{C}}}}$$
(6-13)

$$0.94\text{E-08}\,\sqrt{\text{s}} > (1.699)\,\sqrt{\frac{4.16\text{E-21J}}{\text{I}_{\text{EE}}^2\,\text{R}_{\text{C}}}} \tag{6-14}$$

$$I_{\rm EE}^2 R_{\rm C} > 135 \mu W$$
 (6-15)

Tail current noise (thermal noise dominated):

$$\kappa_{\rm RE} \approx (1.201) \sqrt{\frac{\rm k~T}{\rm I_{\rm EE}^2~R_{\rm E}}}$$
(6-16)

$$0.94\text{E-08}\,\sqrt{\text{s}} > (1.201)\,\sqrt{\frac{4.16\text{E-}21\text{J}}{\text{I}_{\text{EE}}^2\,\text{R}_{\text{E}}}} \tag{6-17}$$

$$I_{EE}^2 R_C > 68 \mu W$$
 (6-18)

Switching equivalent base resistance thermal noise

$$\mathbf{K}_{\mathrm{fbT}} \approx (0.693) \ \sqrt{\frac{q}{\mathrm{I}_{\mathrm{EE}}} \frac{\mathrm{r}_{\mathrm{bT}}}{\mathrm{R}_{\mathrm{C}}}}$$
(6-19)

0.94E-08 
$$\sqrt{s} > (0.693) \sqrt{\frac{q}{I_{EE}} \frac{r_{bT}}{R_{C}}}$$
 (6-20)

$$r_{bT} < (1150 \frac{\Omega}{V}) I_{EE} R_C$$
(6-21)

White noise at VCO input

$$\mathbf{K}_{\text{VCO}} \approx (0.707) \frac{\mathbf{K}_{\text{o}}}{\omega_{\text{o}}} \mathbf{e}_{\text{n}}$$
(6-22)

$$0.94\text{E}-08\,\sqrt{s} > (0.707)\,\frac{440\,\,\text{rad/V}\cdot\text{s}}{2\pi\,\,155\text{MHz}}\,\,\text{e}_{\text{n}} \tag{6-23}$$

$$e_n < 29 \text{ nV}/\sqrt{\text{Hz}} \tag{6-24}$$

These constraints were developed assuming all sources contributed equally. Depending on the particular process in which the circuit will be implemented, some constraints may be easy to achieve and others very difficult or impossible. Since each source's contribution to jitter is clearly identified in terms of fundamental parameters such as power dissipation or waveform amplitude, it is straightforward for the designer to reallocate jitter among the various sources to make the constraints more realistic. Just as valuable, if there is no set of realizable constraints, the designer knows that the particular jitter goal cannot be achieved with a ring oscillator design in that process.

## 6.4 Step 4: design for ring center frequency

There are two ways the designer can control the center frequency of the ring: The number of gates in the ring, and the speed of each gate. The beauty of using K to design for jitter is that, to first order, K is unchanged regardless of the number of stages in the ring or the delay of the stage as affected by the collector load capacitance  $C_C$ .

Thus to realize a certain frequency with the delay stage of Figure 4.1, the designer is free to choose an appropriate combination of collector capacitance and number of delay elements. Each approach has its advantages and disadvantages.

Using little or no collector capacitance gives minimum delay per stage, and thus a ring with many stages. This has the disadvantages of more power consumption and less control over center frequency since the delay is largely determined by stray capacitance. This has the advantage of reducing the delay-to-delay coupling, described in Appendix G, that can increase jitter.

Using a significant amount of collector capacitance increases the delay, giving a ring with fewer stages. This has the advantage of lower power consumption and better control over center frequency. The disadvantage is the possibility of slightly increased jitter due to delay-to-delay coupling.

Obviously the particular design goals will determine the best tradeoff between these extremes.

#### 6.5 General design techniques for low jitter

There are other general ideas that are good to keep in mind when designing for low jitter in a voltage controlled oscillator

The circuit should be designed to minimize common mode influences on frequency, particularly from the power supply. To this end, it is a good idea to keep things as differential as possible. A side benefit of differential signals is that the ring need not have an odd number of stages since wire inversion can be used to achieve the required 180° phase shift around the ring.

The oscillator frequency should be immune to the power supply over a wide range of supply variation frequencies. At very high frequencies bond wire inductance can isolate the on-chip supply rail from the low impedance provided by off-chip bypass capacitors [21]. Significant voltage ripple can occur on chip, and if the frequency is sensitive to the supply, then jitter will increase.

#### 6.6 Chapter Summary

This chapter has summarized a design procedure for low jitter ring oscillators. Examples are given starting from desired performance specifications in both the time and frequency domains. The result of the procedure is a set of constraints on circuit elements required to achieve the desired jitter. An advantage of the method presented here is that, to first order, the ring center frequency can be adjusted independently of the jitter. Other design issues that can affect low jitter performance, such as power supply and common mode signal sensitivity, have also been discussed.

## 7. Summary

The main contribution of this thesis has been to develop a methodology to guide design for low-jitter, voltage controlled ring oscillators.

Chapter 1 introduced several applications for this work, the primary one being the use of PLLs for clock recovery in serial data communication. A review of fundamental PLL and phase noise concepts showed that a low jitter PLL requires a low jitter VCO. A review of the different types of VCOs used in clock recovery PLLs showed the need for design tools for low-jitter ring VCOs. After a general introduction to jitter measurement techniques in Section 1.4, Section 1.5 specified five jitter measures that were unified in this thesis.

Chapter 2 develops a time/frequency technique for relating the different measures of jitter introduced in Chapter 1. The technique is confirmed by experimental results on existing VCOs. The key contribution of this chapter is connecting the open-loop figures-of-merit, N<sub>1</sub> (frequency domain) and  $\mathbf{K}$  (time domain), to the closed loop time domain measure  $\sigma_x$ . Knowledge of either N<sub>1</sub> or  $\mathbf{K}$  gives complete information on the oscillator's jitter performance as measured in five different ways.

This technique improves the design process by allowing VCO design to take place in the domain that provides the most insight into sources of jitter. Another benefit is substantial savings in simulation time since only the open loop VCO needs to be simulated. The technique also allows a stand-alone test of VCO contribution to closed loop jitter. The technique applies to any oscillator with a p.s.d. that fits a  $1/f^2$  model.

After a review of analytical techniques for harmonic and relaxation oscillators, Chapter 3 described a theoretical framework for analyzing and predicting jitter in ring oscillators. The framework follows naturally from the time/frequency technique developed in Chapter 2. The result is a prediction of the time domain figure-of-merit  $\mathbf{K}$ , which can be used to determine the end user's figure-of-merit  $\sigma_x$ . A key insight of this approach is that jitter performance of a ring, as characterized by  $\mathbf{K}$ , depends primarily on the individual gate and not on the number of gates in the ring. Experimental results for rings of several different lengths confirm the validity of the general approach.

Chapter 4 developed simple numerical expressions for predicting jitter in a ring oscillator composed of differential pair delay gates. The time domain figure of merit  $\kappa$  provides the link to system-level jitter performance measures. The expressions were

verified with both simulation and experimental results from several rings of different lengths. Comparing the expressions for  $\mathbf{K}$  in rings with results from the harmonic and multivibrator cases illuminated the relative merits of the three types of oscillators in terms of jitter performance.

As an example of the procedure, the design of a low jitter ring VCO for a 155 MHz clock recovery PLL is described in Chapter 5. Design techniques for overcoming some of the inherent limitations of the ring architecture were discussed. Test results showed good agreement to the design methodology's numerical predictions.

Chapter 6 summarized the low jitter ring oscillator design methodology. Starting with desired jitter performance, expressed in either the time or frequency domain, the procedure gives explicit constraints on values of circuit elements. An advantage of this method presented here is that the jitter can be minimized essentially independently of the ring center frequency.

#### Future work

There are several possibilities for future work in this general area.

One would be to extend the simple numerical results of Section 4.1 to ring design in MOSFET technology. The mathematical analysis might be more difficult for the MOS differential pair. Assuming the signal to be much larger than the linear region of the bipolar differential pair greatly simplified the analysis in Section 4.1. This assumption may not be valid for the MOS differential pair, due to its larger linear input range: the simulation results in Section 4.2.1 showed the least accuracy when the input signal was comparable to the differential pair linear range. It is possible that the lower transconductance of MOSFETs might be advantageous for low jitter by imposing less amplification of noise.

This thesis has examined only sources of jitter in the  $R_CC_C$  time constant of the collector load. Another way to extend the theory would be to consider other sources of jitter when the simplifying assumptions of Section 4.1 no longer apply. In principle, the general approach of Chapter 3 should still be valid, although the resulting expressions would probably not be as straightforward as those in Chapter 4.

This thesis has only examined techniques for reducing jitter within the design of a single gate. It is also possible that other techniques, such as coupling rings [54, 63] might provide lower jitter. For example, which provides lower jitter: one delay stage with a tail current of  $I_{EE}$ , or two coupled stages in parallel each with a tail current of  $I_{EE}/2$ ? The dependence of **K** on total power dissipation indicates that there might be no difference.

This thesis has not developed the full potential of these methods in terms of simulation. Like the analysis of the harmonic oscillator, most simulation of oscillator phase noise has been in the frequency domain [37, 78]. Further development of time domain (transient analysis) simulation techniques [10] beyond the individual gate level could provide additional insight to lowering jitter during design iteration.

The author hopes that the techniques and tools developed in this thesis will be enlightening for both researchers and practicing designers in the course of answering these and other interesting questions.

# A. Approximate loop transfer functions

As given in (1-5) and (1-6), the expressions for phase noise  $H_n(s)$  and signal  $H_s(s)$  transfer functions are, respectively,

$$H_{n}(s) = \frac{\theta_{0}}{\theta_{n}} = \frac{s}{s + K_{d} K_{0} F(s)}$$
(A-1)

$$H_{s}(s) = \frac{\theta_{0}}{\theta_{i}} = \frac{K_{d} K_{0} F(s)}{s + K_{d} K_{0} F(s)} = 1 - H_{n}(s)$$
(A-2)

The AD800 series of PLLs uses a second order loop with proportional-plus-integral (lag-lead) control [26, 60]. This control is realized with the active filter shown in functional form in Figure A.1. The loop filter transfer function F(s) is

$$F(s) = \frac{s\tau_{z} + 1}{s + 1/\tau_{DC}}$$
(A-3)

where  $\tau_z$  is the zero time constant, and  $1/\tau_{DC}$  represents the finite gain of the integrator.



Fig. A.1. Loop filter equivalent circuit.



Fig. A.2. Phase noise transfer function Bode plot, with inflection points from poles and zeroes.

Substituting (A-3) into (A-1) gives

$$H_{n}(s) = \frac{s\left(s + \frac{1}{\tau_{DC}}\right)}{s^{2} + s\left(\frac{1}{\tau_{DC}} + K_{d} K_{o} \tau_{z}\right) + K_{d} K_{o}}$$
(A-4)

This transfer function has zeroes at

$$s_{z1} = 0$$
  $s_{z2} = \frac{-1}{\tau_{DC}}$  (A-5)

We now make two assumptions to simplify approximation of the pole frequencies:

1)  $1/\tau_{DC} << K_{d} K_{o} \tau_{z}$ 

We assume that the pole from the active filter integrator is at a very low frequency compared to  $K_d K_o \tau_z$ . For the AD800 series  $1/\tau_{DC} \approx 1$  rad/s and  $K_d K_o \tau_z \approx 1E+06$  rad/s, so this assumption is easily met.

2) The loop is overdamped :  $\zeta > 1$ 

This assumption is valid since clock recovery PLLs are operated overdamped to prevent excessive peaking in the H<sub>s</sub>(s) transfer function [60]. The AD800 series is specified with  $\zeta = 5$ , and is typically operated with  $\zeta = 10$ .

With these assumptions, solving (A-4) gives for the approximate pole locations

$$s_{p1} \approx \frac{-1}{\tau_z}$$
  $s_{p2} \approx -K_d K_o \tau_z$  (A-6)

The magnitude Bode plot of (A-4) in Figure A.2 shows the approximate pole-zero cancellation of  $s_{p1}$  and  $s_{z2}$ . The transfer function can be approximated by a single pole highpass response:

$$H_{n}(s) \approx \frac{s}{s + K_{d} K_{O} \tau_{z}}$$
(A-7)

This is in the form of (1-8)

$$H_n(s) = \frac{s}{s + 2\pi f_L}$$
(A-8)

where the loop bandwidth is

$$f_{\rm L} = \frac{K_{\rm d} K_{\rm o} \tau_z}{2\pi} \tag{A-9}$$

Substituting (A-8) into (A-2) gives the phase signal transfer function (1-7):

$$H_{s}(s) = \frac{2\pi f_{L}}{s + 2\pi f_{L}}$$
(A-10)

#### **B.** Power spectra relationships

This appendix considers the relationship between result of the direct spectrum measurement and the phase noise p.s.d.  $S_{\phi}(f)$ . First we will consider the case of phase modulation of a sinusoidal waveform. Then we will consider the more general case of ECL-type trapezoidal waveforms.

#### Sinusoidal case

In [66], Robins considers phase modulation of a carrier to develop the spectrum of phase noise in a mathematically rigorous way. Since phase modulation is nonlinear, the final result is expressed in terms of Bessel functions. Robins then uses a small angle approximation (assuming that the noise amplitude << carrier) and the resulting spectrum approaches the more familiar result of amplitude modulation. In this section, we will take a more intuitive approach by effectively making the small angle approximation first and staying with the more intuitive behavior of amplitude modulation spectra. The results are the same as Robins'.

Consider a "carrier" waveform of amplitude  $V_C$  and frequency  $f_c$ , which is perturbed by phase noise  $\phi(t)$ :

$$V(t) = V_{C} \cos \left[ 2\pi f_{c} t + \phi(t) \right]$$
(B-1)

An example of V(t) and  $\phi(t)$  is shown in Figure B.1. Also shown in the figure is the p.s.d.  $S_{\phi}(f)$  of the phase noise process, and the p.s.d.  $S_{V}(f)$  (normalized to unit impedance) of the phase modulated carrier. Note that V(t) has dimensions [V] and  $\phi(t)$  is in [rad]. Therefore  $S_{V}(f)$  is in [W/Hz] (with an impulse in units of [W] at  $f_{c}$ ) and  $S_{\phi}(f)$  is in rad<sup>2</sup>/Hz. By considering the mathematics of phase modulation from this point, Robins derives the relationship between  $S_{\phi}(f)$  and  $S_{V}(f)$ .

We can tell from observation that V(t) is perturbed by phase noise because its zero crossing times are displaced from the ideal, uniformly spaced times. This is shown in the figure as time errors  $\mathcal{E}_{T}(t)$ , which are related to the phase noise process by

$$\mathcal{E}_{\mathrm{T}}(\mathbf{t}) = \frac{\phi(\mathbf{t})}{2\pi \mathbf{f}_{\mathrm{c}}} \tag{B-2}$$

It is these variations in the crossing times which we measure as jitter. In effect, when measuring the jitter at the zero crossing times of the carrier, we are sampling the jitter
process. If we assume that the bandwidth of the jitter process is much less than the carrier frequency (in practice, true when the small angle approximation is true), then there is no aliasing and our measurements represent an accurate sample of the jitter process.

We also see that there is <u>only</u> phase noise (no amplitude noise) since the peaks of the V(t) waveform have uniform amplitude.

It is possible to synthesize a waveform very similar to V(t) through a process of amplitude, rather than phase, modulation. In principle, as shown in Figure B.1, we could equivalently characterize the jitter in terms of an amplitude error  $\varepsilon_V$ . Assuming that the phase error is small, we can approximate the waveform as being linear near zero. Then  $\varepsilon_V$  and  $\varepsilon_T$  near the zero crossings are related by the slope of the carrier waveform

$$\frac{\mathcal{E}_{V}}{\mathcal{E}_{T}} = V_{C} \, 2\pi \, f_{c} \tag{B-3}$$

and substituting for  $\mathcal{E}_T$  from (B-2) gives

$$\mathbf{\mathcal{E}}_{\mathbf{V}}(t) = \mathbf{V}_{\mathbf{C}} \,\phi(t) \tag{B-4}$$

This behavior can be realized by using the phase noise process  $\phi(t)$  to amplitude modulating a carrier in quadrature with the original carrier, producing an error voltage  $V_{\mathbf{E}}(t)$ :

$$V_{\mathcal{E}}(t) = \phi(t) V_{C} \sin \left[ 2\pi f_{c} t \right]$$
(B-5)

and then adding this waveform with the original, ideal carrier:

$$V'(t) = V_C \cos [2\pi f_c t] + \phi(t) V_C \sin [2\pi f_c t]$$
(B-6)

Figure B.2 shows the process of "building up" V'(t) from the  $V_{\mathcal{E}}(t)$  and original carrier waveforms.



Fig. B.1. Voltage and phase waveforms with p.s.d.s.



Fig. B.2. Representation of phase noise as additive amplitude noise.

From the standpoint of measuring jitter, this V'(t) waveform will have the same properties as the original V(t): the same time errors at the zero crossings (as related by (B-2) and (B-4)) and constant amplitude at the peaks (since the sine and cosine components are in quadrature). The advantage of this approach is that the spectrum of V'(t) can be determined intuitively by inspection of (B-6). Since the two terms in (B-6) are uncorrelated, their power spectra will simply add. When the single-sided spectrum is measured on a spectrum analyzer, the carrier power will be  $V_C^{2/2}$ , and the "skirt" near the carrier will be  $S_{\phi}(f) \cdot V_C^{2/2}$ . Thus normalizing the entire spectrum to the carrier power will yield the p.s.d. of the jitter process,  $S_{\phi}(f)$ , in rad<sup>2</sup>/Hz.

# Trapezoidal waveforms

A subtlety of the direct spectrum approach is that it only measures power contributions from frequencies near the fundamental. The waveform fed into the spectrum analyzer is often a square wave with energy at harmonics, which would seem also to contribute to changing the zero crossing time.

This is not the case, however. In this section we will show that a given time error at the zero crossing produces approximately the same power contribution near the fundamental, regardless of the waveform slope. We will consider only a plausibility argument, rather than a rigorous proof.

Consider the transitions shown in Figure B.3. In each case, the ideal transition is shown as a dashed line; the actual (due to jitter) transition is shown as a solid line. The transitions have different slopes, but the same time error  $\mathbf{E}_{T}$  at the zero crossing.



Fig. B.3. Error integrated by spectrum analyzer depends primarily on time error at zero crossing, largely unaffected by slope of waveform.

Also shown in each case is the error waveform, the difference between the actual and ideal signals. *Note that the area of the error waveforms are the same*. The spectrum analyzer takes the spectral component of each waveform by multiplying by a sine wave and integrating. As can be seen from Figure B.3, the contribution to the integral will be approximately the same regardless of the waveform slope. Hence the spectrum near the carrier will be determined primarily by the time error in the zero crossing, and will be relatively independent of the waveform slope. This is critical to preserving the link between time domain measurement and the direct spectrum measurement in the frequency domain.

## C. Analysis of jitter process

When the PLL loop is closed, we can represent jitter on the recovered clock as shown in Figure C.1. Ideally the recovered clock transitions would occur at times 0,  $T_0$ , ...,  $nT_0$ , ... where  $T_0$  is the period of the transmit clock. In the presence of jitter, the transitions actually occur at time  $t_0$ ,  $t_1$ , ...,  $t_n$ ,.... At each transition we can define a time error in the recovered clock  $\mathcal{E}(t_0)$ ,  $\mathcal{E}(t_1)$ , ...,  $\mathcal{E}(t_n)$ .... This  $\mathcal{E}()$  process actually consists of samples of the continuous time phase noise process, expressed in units of time rather than phase angle. The figure of merit  $\sigma_x$  is the standard deviation of the recovered clock error  $\mathcal{E}()$ . When the loop is closed, as shown in Section 1.2,  $\mathcal{E}()$  is wide sense stationary. Since we are only concerned with the standard deviation of  $\mathcal{E}()$ , for convenience we may also assume  $\mathcal{E}()$  to be zero mean.



Fig. C.1. Jitter on clock recovered under closed loop conditions.

To measure  $\sigma_{\Delta T(CL)}(\Delta T)$  on the CSA, we measure the standard deviation of a time interval  $\Delta T$  defined by a certain number of clock periods. From Figure C.1, a specific value of  $\Delta T$  for n periods of the clock would be

$$\Delta T = t_n - t_0 = nT_0 + \mathcal{E}(t_n) - \mathcal{E}(t_0)$$
(C-1)

Since  $\mathbf{E}(t)$  is zero-mean, the average  $\Delta T$  measured by the CSA is

$$E\{\Delta T\} = nT_0 \tag{C-2}$$

The variance  $\sigma_{\Delta T(CL)}^2$  is defined as

$$\sigma_{\Delta T(CL)}^2 = E_{\{ (\Delta T - E\{\Delta T\})^2 \}}$$
(C-3)

Substituting from (C-1) and (C-2) gives

$$\sigma_{\Delta T(CL)}^2 = E_{\{ (\mathcal{E}(t_n) - \mathcal{E}(t_0))^2 \}}$$
(C-4)

$$\sigma_{\Delta T}^{2} = E_{\{ \ \ \mathbf{\mathcal{E}}(t_{n})^{2} \}} + E_{\{ \ \ \mathbf{\mathcal{E}}(t_{0})^{2} \}} - 2 E_{\{ \ \ \mathbf{\mathcal{E}}(t_{n}) \cdot \mathbf{\mathcal{E}}(t_{0}) \}}$$
(C-5)

Since  $\mathcal{E}()$  is wide sense stationary,

$$E_{\{ \boldsymbol{\mathcal{E}}(t_n)^2 \}} = E_{\{ \boldsymbol{\mathcal{E}}(t_0)^2 \}} = \sigma_x^2$$
 (C-6)

By definition of autocorrelation, assuming that the errors  $\mathcal{E}(t_n)$ ,  $\mathcal{E}(t_0)$  are much less than  $\Delta T$ ,

$$\mathbf{R}_{\mathbf{x}\mathbf{x}}(\Delta \mathbf{T}) = \mathbf{E}_{\{ \mathbf{\epsilon}(\mathbf{t}_{n}) \cdot \mathbf{\epsilon}(\mathbf{t}_{0}) \}$$
(C-7)

Substituting (C-6) and (C-7) into (C-5) gives

$$\sigma_{\Delta T}^2 = 2 \left( \sigma_x^2 - R_{xx}(\Delta T) \right) \tag{C-8}$$

which is used as (2-6). Although (C-8) was developed with measurements expressed in units of time (seconds), the relationship still holds for measurements in units of phase (radians), as long as consistent units are used throughout.

## D. Data acquisition techniques

This appendix describes the techniques used in making the time and frequency domain jitter measurements, and extracting the figures of merit  $\mathbf{K}$  and N<sub>1</sub>.

## Time domain

Figure D.1 shows a sample of the time domain measurement software output. The measurement program "jitter" was written in HP BASIC 5.0 running on a Hewlett-Packard HP9000 series computer [104]. The data was acquired from the CSA803 over the HP-IB bus.

The user specifies the number of data points to be taken, and the minimum and maximum delay times at which jitter is to be measured. The program measures jitter at data points logarithmically spaced within the specified interval.

The program allows 5 seconds to compile the histogram at each data point. The program configures the CSA803 histogram window so that approximately 2000 "hits" (histogram data points) are accumulated. The jitter measured at each delay data point is printed.

One effect that must be compensated for is the nonzero height of the histogram box. This combines with the finite slope of the waveform to increase the measured jitter, as shown in exaggerated form in Figure D.2. This effect is compensated for by measuring the waveform slope and subtracting out its contribution. If the subtracted component is more than 10% of the measurement, the data point is flagged indicating that it may be unreliable.

The compensated measurements are plotted with a dashed line; the  $\kappa$  fit is plotted with a solid line. The jitter floor of the CSA803 is also plotted to provide a visual indication of when the accuracy of the CSA803 may be limiting jitter measurements.

Figure D.1. Typical time domain measurement program output.

The time domain figure of merit  $\mathbf{K}$  is extracted by computing  $\sigma_{\Delta T}/\sqrt{\Delta T}$  for each data point, and then averaging all values together to obtain  $\mathbf{K}$ . In the presence of isolated anomalous measurements, this method avoids skewing of the final result that can occur with least squares techniques [105]. The predicted frequency domain N<sub>1</sub> is calculated using (2.1.5-7) with the extracted  $\mathbf{K}$  and the measured frequency f<sub>o</sub>.



Figure D.2. Apparent increase in measured  $\sigma$  when height of histogram box is increased.

Figure D.3. Typical frequency domain measurement program output

# **Frequency domain**

Figure D.3 shows a sample of the time domain measurement software output. The measurement program "spectrum" was written in HP BASIC 5.0 running on a Hewlett-Packard HP9000 series computer [104]. The data was acquired from the HP4195A over the HP-IB bus.

The user sets up the spectrum analyzer for a frequency span that covers the  $1/f^2$  portion of the spectrum, while still being above the spectrum analyzer noise floor. The program configures the analyzer to measure noise density in units of [W/Hz]. The user must measure the carrier power separately, using the techniques detailed in [99]. When the spectrum analyzer has completed its sweep, the program reads the power density readings in each of 400 frequency bins. The readings are then normalized to the carrier power.

The normalized measurements are plotted in two ways: on a linear frequency scale, and also on a log scale of offset frequency. This gives a quick visual indication of how well the data conform to the  $1/f^2$  model. The measured data is plotted with a dashed line; the N<sub>1</sub> fit is plotted with a solid line.

The frequency domain figure of merit  $N_1$  is extracted by dividing the power by the offset frequency for each frequency bin, and then averaging all values together to obtain  $N_1$ . The user specifies a number of frequency bins to be excluded from this calculation ("Center bins skipped") since the  $1/f^2$  model does not hold near  $f_0$ . More sophisticated spectral estimation techniques are available [9, 71] but in practice the spectra are close enough to the  $1/f^2$  model that this simple technique gave good qualitative agreement to the measured data.

The "Power sum error" is the difference between the total power measured in all bins and the integrated power assuming the ideal  $N_1/f^2$  model. This provides another qualitative indication of how well the data fit the  $1/f^2$  model. The predicted time domain K is calculated using (2-17) with the extracted  $N_1$  and the measured frequency  $f_0$ .

#### E. Stationarity of two-sample variance

This appendix shows that the x[n] process for "random walk" phase noise (integrated white noise) is wide sense stationary (WSS). One of the properties of a WSS process [71] is that it has an autocorrelation that can be expressed as a function of time difference, as asserted in (3-16).

From Figures 1.12 and 3.8 and equation (1-4), we see that x[n] represents the deviation from  $T_0$  in the amount of time required to accumulate  $2\pi$  radians of phase (one cycle of the clock). The integral is defined in Figure E.1: starting at time  $t_n$ , some time  $T_0 + x[n]$  later phase has increased by  $2\pi$  radians. Now, the <u>total</u> integrated phase error at time  $t_n$  may be arbitrarily large since white noise is being integrated into a random walk over infinite time. But x[n] represents the phase error integrated over a <u>finite</u> time interval, equal (on average) to  $T_0$ . The essence of proving x[n] to be WSS is that a finite duration integral is a stable, linear time invariant (LTI) system. The input  $V_{ctl}$  process is WSS, and for a stable LTI system a WSS input implies a WSS output [71].



Figure E.1. Definition of x[n] for stationarity proof.

So, from time  $t_n$  to time  $t_n + T_0 + x[n]$ , phase has increased by  $2\pi$ :

$$\phi(\mathbf{t}_n + \mathbf{T}_o + \mathbf{x}[n]) - \phi(\mathbf{t}_n) = 2\pi \tag{E-1}$$

Using the definition of phase from (1-4) with the arguments of (E-1) gives

$$2\pi = \omega_0(T_0 + x[n]) + K_0 \int_{t_n}^{t_n + T_0 + x[n]} V_{ctl} dt$$
(E-2)

where  $V_{ctl}$  is the white noise source at the VCO input that is being integrated in phase. Since  $2\pi = \omega_0 T_0$ , (E-2) can be simplified to

$$x[n] = \frac{-K_0}{\omega_0} \int_{t_n}^{t_n + T_0 + x[n]} V_{ctl} dt$$
(E-3)

If we assume  $x[n] \ll T_0$  (consistent with the small angle approximation), then (E-3) becomes

$$x[n] \approx \frac{-K_0}{\omega_0} \int_{t_n}^{t_n + T_0} V_{ctl} dt$$
(E-4)

So x[n] is simply the integral of the (stationary)  $V_{ctl}$  process over a window of width  $T_o$ . Since a finite integral is a stable LTI system, and the input  $V_{ctl}$  is WSS white noise, the output x[n] is also WSS. Therefore the autocorrelation can be written in terms of time difference, and (3-16) is valid.

#### F. Variance of clock period errors

In this appendix, we first find the  $R_{xx}[0]$  term of the autocorrelation for a white noise phase process. Then we determine the entire autocorrelation for the more general case of bandlimited white noise.

## $\mathbf{R}_{\mathbf{x}\mathbf{x}}[\mathbf{0}]$ term for a white noise process

One property of the autocorrelation [71] is that the  $R_{xx}[0]$  term is equal to the variance (rms power), which is given by integrating the p.s.d. over all frequencies:

$$R_{xx}[0] = \sigma^2 = \int_{-\infty}^{\infty} S_{xx}(f) df$$
 (F-1)

As shown in (E-4), the x[n] process is related to the integral of the control voltage over a time window of duration  $T_0$ . So from (E-4), the p.s.d. of the x[n] process is the white noise p.s.d. multiplied by the p.s.d. of an integral:

$$S_{xx}(f) = \left(\frac{K_{o}}{\omega_{o}}\right)^{2} \frac{e_{n}^{2}}{2} T_{o}^{2} \frac{\sin^{2} \pi f T_{o}}{(\pi f T_{o})^{2}}$$
(F-2)

This is shown graphically in Figure F.1.

Substituting (F-2) into (F-1) and carrying out the integral gives

$$R_{xx}[0] = \sigma^2 = \left(\frac{K_o}{\omega_o}\right)^2 \frac{e_n^2 T_o}{2}$$
(F-3)

This is the result used in (3-18).

#### General case: bandlimited white noise

The result in (F-3) could also have been obtained by convolving the autocorrelations of the integral and white noise p.s.d.s. Since the desired result is an autocorrelation and the mathematics is simpler, this is the method that will be used for the bandlimited white noise case.



Fig. F.1. Graphical determination of p.s.d. for x[n] process.

For mathematical simplicity, we will assume that the noise remains correlated for several periods of the clock, that is,  $T_o \ll 1/\omega_n$ . With this assumption, the autocorrelation of the bandlimited white noise is

$$R_{xx}[\tau] = \left(\frac{K_o}{\omega_o}\right)^2 \frac{\omega_n \ e_n^2 \ T_o}{4} \ \exp(-\omega_n |\tau|)$$
(F-4)

In the discrete time case, we are concerned with delays of the form

$$\tau = (i - j) T_0 \tag{F-5}$$

Substituting into (F-4) gives

$$R_{xx}[i - j] = \left(\frac{K_o}{\omega_o}\right)^2 \frac{\omega_n e_n^2 T_o}{4} \exp(-\omega_n T_o|i - j|)$$
(F-6)

This is the autocorrelation used in the procedure of equation (3-17). To simplify the mathematics, (F-6) can be expressed in the form

$$\mathbf{R}_{\mathbf{x}\mathbf{x}}[\mathbf{i} - \mathbf{j}] = \mathbf{K} \ \mathbf{a}^{|\mathbf{i} - \mathbf{j}|} \tag{F-7}$$

where K and a are given by

$$K = \left(\frac{K_o}{\omega_o}\right)^2 \frac{\omega_n \ e_n^2 \ T_o}{4}$$
(F-8)

$$a = \exp(-\omega_n T_0) \tag{F-9}$$

Substituting into (3-17) gives

$$\sigma^{2}(m) = K \sum_{i = -m}^{m} (m - |i|) a^{i}$$
 (F-10)

Using the symmetry in summation provided by the absolute value, we can write (F-10) as

$$\sigma^{2}(m) = Km + 2K \sum_{i=1}^{m} (m - i) a^{i}$$
 (F-11)

We will now examine the asymptotes that (F-11) approaches for small and large values of m.

For small m (1 << m << -1/ln(a) ),  $a^i \approx 1$ . Using the formula for sum of arithmetic series gives

$$\sigma^{2}(m) \approx Km + 2K \sum_{i=1}^{m} (m - i)$$
(F-12)

$$\sigma^{2}(m) \approx (m+1)^{2} K \approx m^{2} K$$
 (F-13)

With the values for K from (F-8), (F-13) gives the result in (3-27).

For large m, we can expand (F-11) to

$$\sigma^{2}(m) = Km + 2Km \sum_{i=1}^{m} a^{i} - 2K \sum_{i=1}^{m} i a^{i}$$
(F-14)

Using the formulae for sums of geometric series gives in the limit as m approaches infinity

$$\sigma^{2}(\mathbf{m}) \approx \mathbf{K}\mathbf{m} + \frac{2\mathbf{K}\mathbf{m}}{1 - a} \approx \frac{2\mathbf{K}}{1 - a} \mathbf{m}$$
(F-15)

For a we use (F-9), with the first order Taylor series approximation for  $exp(-\omega_n T_o)$ 

$$a \approx 1 - \omega_n T_0 \tag{F-16}$$

in (F-15) to obtain

$$\sigma^{2}(m) \approx \frac{2K}{\omega_{n} T_{o}} m$$
(F-17)

Which gives the result in (3-29) using the value for K from (F-8).

# G. Exponential waveform coupling

This appendix considers the effect on delay in an exponential delay stage of jitter in other stages. Figure G.1 shows an idealized exponential delay stage waveform with delay  $\delta$ ; the waveform voltage v(t) is normalized to the peak amplitude I<sub>EE</sub>R<sub>C</sub>. This is part of an N stage ring; the delay of the other (N-1) stages are lumped into one ideal delay D. We will find the change in the stage delay  $\delta$  caused by a change in the delay D of the other stages; for small changes in D this is approximately the derivative:



In equilibrium, both  $\delta$  and D are related to the peak excursion x. For an ideal exponential, the waveform after a transition at time t=0 is given by

$$v(t) = (1 + x) \exp(-t/\tau) - 1$$
  $0 < t < D + \delta$  (G-2)

where  $\tau = R_C C_C$ . Then it is straightforward to show that

$$\delta = \tau \ln(1+x) \tag{G-3}$$

$$D = -\tau \ln(1-x) \tag{G-4}$$

Taking derivatives of (G-3) and (G-4) with respect to x give

$$\frac{d\delta}{dx} = \frac{\tau}{1+x} \tag{G-5}$$

$$\frac{\mathrm{d}\mathrm{D}}{\mathrm{d}\mathrm{x}} = \frac{\tau}{1-\mathrm{x}} \tag{G-6}$$

Applying the chain rule to (G-1) gives

$$\frac{d\delta}{dD} = \frac{d\delta}{dx}\frac{dx}{dD}$$
(G-7)

Substituting (G-5) and (G-6) into (G-7) gives

$$\frac{d\delta}{dD} = \frac{1-x}{1+x} \tag{G-8}$$

From (G-8) we see that  $d\delta/dD$  is positive: *an error in D causes an error of the same sign in*  $\delta$ . Hence this coupling mechanism increases jitter over what would be expected if delay errors were completely independent.

The relationship between x and the number of stages in the ring N is transcendental; there is no convenient closed form expression for  $d\delta/dD$  as a function of N. Table G.2 shows calculated values of x and  $d\delta/dD$  for some values of N. The coupling becomes less significant quite rapidly as N increases.

#### H. Differential pair switching delay

The purpose of this appendix is twofold: first, to validate the assumptions in Section 4.1 by determining the approximate magnitudes of the components of switching time, and second, to illustrate the sources of switching time temperature dependence. Figure H.1 shows the current-mode differential pair for which switching speed is analyzed in [101]. The analysis assumes no capacitive loading on the collector node. This represents the minimum switching time that can be achieved. We will see that this minimum time is much less than the RC time constant of the collector load used in the AD806, validating the assumption made in Section 4.1.

# Figure H.1. Differential pair for switching time calculations. (After [101] Figure 8-1-2. © Motorola 1969)

The 10%-to-90% rise time is given in [101] as

$$t_{\rm r} = \frac{0.8 \left( \frac{1/\omega_{\tau} + R_{\rm L} C_{\rm ob} \right) I_{\rm C}}{E_1 / (R_{\rm S} + 2r'_{\rm B})} \tag{H-1}$$

where  $\omega_{\tau} = 2\pi f_{T}$  is the cutoff frequency expressed in rad/s,  $C_{ob}$  is the base-to-collector capacitance also known as  $C_{jc}$ ,  $I_{C}$  is the DC collector current,  $E_{1}$  is the magnitude of the differential waveform,  $R_{S}$  is the source resistance of the circuit driving the differential pair, and r'<sub>B</sub> is the bulk resistance from the base contact to the base-emitter junction [31].

We now make the following modifications and simplifying assumptions:

- 1) Since we are looking for the 0% to 50% time to the threshold crossing of the differential waveform, replace 0.8 with 0.5.
- 2) The magnitude of the differential waveform is given by  $E_1 = I_C R_L$  (H-2)
- 3) Assume  $R_S \ll 2r'_B$ . In the case of the AD806,  $R_S$  is the incremental output resistance  $r_e$  of an emitter follower, and is approximately 250 $\Omega$ . For the minimum geometry transistor in the XFCB process,  $r'_B$  is of order 1k $\Omega$ .
- 4) Assume  $f_T$  is determined by base transit time, so that

$$\frac{1}{\omega_{\tau}} = \tau_{\rm T} \tag{H-3}$$

Substituting into (H-1) and simplifying gives

$$t_{sw} = \frac{r'_B}{R_L} \tau_T + r'_B C_{jc}$$
(H-4)

Equation (H-4) shows how the switching time is influenced by temperature:  $r'_B$  is a silicon resistor with temperature coefficient of order +1000 ppm/°C [106]. Transit time  $\tau_T$  and capacitance  $C_{ic}$  are also temperature dependent, although not as strongly.

Substituting typical values for the XFCB process of  $r'_B = 1k\Omega$ ,  $\tau_T = 30ps$ ,  $C_{jc} = 20fF$ [106], and the nominal  $R_L = 3k\Omega$ , gives

$$t_{sw} = 30 \text{ ps} \tag{H-5}$$

which is an order of magnitude less than the RC time constant of the collector load. For the AD806, the total load capacitance (including wiring strays) was approximately 200 fF. The switching delay due to the nominal RC time constant is

$$t_{nom} = \ln(2)R_LC_L = (0.693)(3k\Omega)(200fF) = 415 \text{ ps}$$
 (H-6)

In practice, even without such a large explicit load capacitance, substrate capacitance and wiring strays on the collector node may be the limiting factor on speed, rather than the minimum switching time of (H-4). So the assumption that most of the switching delay is due to an  $R_LC_L$  time constant is quite reasonable.

To get a rough estimate of the total switching time, we can simply add (H-4) and (H-6). This is similar to the "zero-value time constant" technique used in [31] for small signal analysis. The result is

$$t_{sw} = \frac{r'_B}{R_L} \tau_T + r'_B C_{jc} + \ln(2)R_L C_L$$
(H-7)

Note that this appendix seeks only to determine the approximate magnitudes of the components of switching time. By no means is this an exact solution. (H-7) predicts a delay of 445 ps, whereas the actual delay is approximately 640 ps. The difference is due to the delay of the emitter followers as well as the longer delay in the interpolator due to larger stray capacitances. Nevertheless, (H-7) is valuable for comparing the relative contributions to total switching time of the differential pair.

One shortcoming of the analysis in [101] is that it assumes an input step that is much faster than the eventual switching time. In a ring oscillator, this is not a valid approach since the input is just the output of a previous, identical stage. In [72], Simmons approaches this problem for MOS elements by solving for a "self-consistent" waveform. Presumably this approach could be applied to bipolar delay elements as well, which would give a more accurate estimate of switching time than (H-1).

# I. Time-domain (transient) noise source simulation

This appendix first describes the use of random pulse waveforms to simulate white noise in the simulations of Section 4.2.1. Then the use of pulse waveforms as an analysis tool in Section 4.1.3 is described.

## Transient noise simulation

The simulations were run on ADICE [94], which is a proprietary extension of SPICE [95] developed by Analog Devices, Inc. Transient noise simulation is necessary since small signal noise analysis (for example, the .NOISE analysis in SPICE) does not accurately model the effects of noise on the large signal switching waveforms encountered in the ring oscillator. For transient noise simulation, noise sources are modeled by random voltage (or current) sources with time domain behavior appropriate to the noise being simulated. The response of the circuit is accurately modelled since the transient analysis numerically solves the (nonlinear) differential equations that describe the circuit's large signal behavior. The statistics of the circuit's noise response can be determined by repeating the simulation in Monte Carlo fashion.

Figure I.1 shows an example of a "pulsed sample-and-hold" (PSH) source waveform [94] which can be used to approximate a white Gaussian noise source. The waveform consists of pulses of duration T. The amplitudes of the pulses are independent, identically distributed Gaussian with standard deviation  $\sigma_v$ . The following analysis is for a PSH voltage source; the analysis for a current source is similar.

By properly specifying T and  $\sigma_v$ , it is possible to approximate a white noise source with density  $e_n$  (in V/ $\sqrt{Hz}$ ). This is most easily done by considering the autocorrelation of the waveform, its p.s.d., and comparing that to the p.s.d. of ideal white noise.



Fig. I.1. Pulsed sample-and-hold waveform for transient noise simulation



Fig. I.2. Autocorrelation of pulsed sample-and-hold waveform.



Fig. I.3. Single-sided p.s.d. of pulsed sample-and-hold waveform.

The autocorrelation  $R_{xx}(t)$  of the waveform in Figure I.1 is shown in Figure I.2. A Fourier transform gives the p.s.d., which in this case is the familiar sinc<sup>2</sup> function:

$$S_{xx}(f) = (\sigma_v^2 T) \frac{\sin^2 \pi f T}{(\pi f T)^2} = (\sigma_v^2 T) \operatorname{sinc}^2(\pi f T)$$
 (I-1)

Equation (I-1) is expressed in the two-sided frequency domain, whereas in circuit design noise densities are usually specified in the single-sided frequency domain. The single-sided p.s.d. is

$$S_{XX}(f)_{[SS]} = (2\sigma_v^2 T) \operatorname{sinc}^2(\pi f T)$$
(I-2)

Figure I.3 is a plot of (I-2) for frequencies between 0 and 1/T. From the plot, it is seen that for frequencies << 1/T, the pulsed waveform has a nearly constant spectral density of  $2\sigma_v^2 T$ . As long as the circuit bandwidth is small compared to 1/T, the pulsed source will have nearly the same effect as an ideal white noise source with power density  $e_n^2$  as shown in the figure. Equating  $2\sigma_v^2 T$  with  $e_n^2$  and solving for  $\sigma_v$  in terms of the desired voltage noise density  $e_n$  gives

$$e_n^2 = 2\sigma_v^2 T \tag{I-3}$$

$$\sigma_{\rm v} = \frac{e_{\rm n}}{\sqrt{2T}} \tag{I-4}$$

To specify the PSH source, first the pulse width T is chosen such that 1/T is much greater than the highest frequency of interest in the circuit being simulated. Then (I-4) is applied with the desired density  $e_n$  to give the necessary standard deviation  $\sigma_v$ .

For current noise, a similar analysis gives the standard deviation

$$\sigma_i = \frac{I_n}{\sqrt{2T}} \tag{I-5}$$

## Section 4.2.1 simulations

For the simulations in Section 4.2.1, T was chosen to be a factor of 100 smaller than the RC time constant of the circuit. For each case, the simulation was repeated 100 times.



Figure I.4. PSH noise waveform shaped by time-varying gain

#### Analysis using pulse waveforms

The analysis of Section 4.1.3 represents white noise as a sequence of random pulses of duration dt. Each pulse is scaled by the time-varying gain of the differential amplifier, as shown in Figure I.4. Passing to the limit of infinitesimal dt in analysis is equivalent to setting T = 0 in the p.s.d. of I-1. Using the definition of  $\sigma_v$  in (I-4), we see that (I-1) is a constant  $e_n/2$ , which is ideal white noise suitable for analysis.

# References

- Abidi, A. A., and R. G. Meyer, "Noise in relaxation oscillators," IEEE Journal of Solid-State Circuits, vol. SC-18, no. 6, pp. 794-802, Dec. 1983.
- [2] Allan, D.W., "Statistics of atomic frequency standards," Proceedings of the IEEE, vol. 54, pp. 221-230, Feb. 1966.
- [3] Armstrong, E. H., "A method of reducing disturbances in radio signaling by a system of frequency modulation," Proceedings of the IRE, vol. 24, no. 5, pp. 689-740, May, 1936.
- [4] Baghdady, E. J., R. N. Lincoln, and B. D. Nelin, "Short-term frequency stability: characterization, theory, and measurement," Proceedings of the IEEE, no. 7, pp. 704-722, July, 1965.
- [5] Banu, M., and A. Dunlop, "A 660Mb/s CMOS clock recovery circuit with instantaneous locking for NRZ data and burst-mode transmission," ISSCC Digest of Technical Papers, pp. 102-103, Feb., 1993.
- [6] Banu, M., "MOS Oscillators with Multi-Decade Tuning Range and Gigahertz Maximum Speed," IEEE Journal of Solid-State Circuits, vol. SC-23, no. 6, pp. 1386-1393, Dec. 1988.
- [7] Bennett, W. R., "Methods of solving noise problems," Proceedings of the IRE, pp. 609-638, May, 1956.
- [8] Bilotti, A., and E. Mariani, "Noise characteristics of current mirror sinks/sources," IEEE Journal of Solid-State Circuits, vol. SC-10, no. 6, pp. 516-524, Dec. 1975.
- [9] Blackman, and Tukey, "Measurement of Power Spectra." New York: Dover, 1958.

- [10] Bolcato, P., and R. Poujois, "A new approach for noise simulation in transient analysis," Proceedings of the 1992 IEEE ISCAS, (San Diego, CA), pp. 887-890, May, 1992.
- [11] Boon, C. A. M., I. W. J. M. Rutten, and E. H. Nordholt, "Modeling the phase noise of RC multivibrators," Proceedings of the Midwest Symposium on Circuits and Systems, (Morgantown, WV), pp. 421-424, 1984.
- [12] Brokaw, A. P., "A simple three-terminal IC bandgap reference," IEEE Journal of Solid-State Circuits, vol. SC-9, no. 6, pp. 388-393, Dec., 1974.
- [13] Buchwald, A. W., K. W. Martin, A. K. Oki, and K. W. Kobayashi, "A 6-GHz integrated phase-locked loop using AlGaAs/GaAs heterojunction bipolar transistors," IEEE Journal of Solid-State Circuits, vol. SC-27, no. 12, pp. 1752-1762, Dec. 1992.
- [14] Buchwald, A., K. Martin, A. Oki, and K. Kobayashi, "A 6GHz integrated phase-locked loop using AlGaAs/GaAs heterojunction bipolar transistors," ISSCC Digest of Technical Papers, pp. 98-99, 1992.
- [15] Buchwald, A. W., and K. W. Martin, "High-speed voltage-controlled oscillator with quadrature outputs," Electronics Letters, vol. 27, pp. 309-310, Feb. 1991.
- [16] Casperson, L. W., "Complicated oscillations in simple networks," Proceedings of the ISCAS, pp. 1431-1436, 1989.
- [17] Chen, D.-L., and R. Waldron, "A single-chip 266Mb/s CMOS transmitter/receiver for serial data communications," ISSCC Digest of Technical Papers, pp. 100-101, February, 1993.
- [18] Cordell, R. R., J. B. Forney, C. N. Dunn, and W. Garrett, "A 50 MHz phaseand frequency-locked loop," IEEE Journal of Solid-State Circuits, vol. SC-14, no. 6, pp. 1003-1009, Dec., 1979.
- [19] Cordell, R. R., and J. B. Forney, "A 50 MHz phase- and frequency-locked loop," ISSCC Digest of Technical Papers, pp. 234-235, Feb., 1979.

- [20] DeVito, L., J. Newton, R. Croughwell, J. Bulzacchelli, and F. Benkley, "A 52MHz and 155MHz clock-recovery PLL," ISSCC Digest of Technical Papers, pp. 142-143, 1991.
- [21] Eckton, Jr., W. H., "Packaging issues for integrated circuits," Proceedings of the IEEE BCTTI Conference, 1986.
- [22] Edson, W. A., "Noise in oscillators," Proceedings of the IRE, pp. 1454-1466, Aug., 1960.
- [23] Enam, S. K., and A. A. Abidi, "A 300MHz CMOS voltage-controlled ring oscillator," IEEE Journal of Solid-State Circuits, vol. SC-25, no. 1, pp. 312-315, Feb., 1990.
- [24] Enam, S. K., and A. A. Abidi, "MOS decision and clock-recovery circuits for Gb/s optical-fiber receivers," ISSCC Digest of Technical Papers, pp. 96-97, Feb., 1992.
- [25] Franz, M., T. C. Whang, and W. Chou, "A 240 MHz phase-locked-loop circuit implemented as a standard macro on CMOS SOG gate arrays," Proceedings of the IEEE 1992 CICC, (Boston, MA), pp. 25.1.1-4, May, 1992.
- [26] Gardner, F. M., "Phaselock techniques." New York: Wiley, 1979.
- [27] Gardner, F. M., "Self-noise in synchronizers," IEEE Transactions on Communications, vol. COM-28, no. 8, pp. 1159-1163, Aug., 1980.
- [28] Gilbert, B., "A New Wideband Amplifier Technique," IEEE Journal of Solid-State Circuits, vol. SC-3, no. 6, pp. 353-365, Dec. 1968.
- [29] Gilbert, B., "A Versatile Monolithic V-F Converter," IEEE Journal of Solid-State Circuits, vol. SC-11, no. 6, pp. 852-864, Dec. 1976.
- [30] Golay, M. J. E., "Monochromaticity and noise in a regenerative electrical oscillator," Proceedings of the IRE, pp. 1473-1477, Aug., 1960.
- [31] Gray, P. R., and R. G. Meyer, "Analysis and design of analog integrated circuits." New York: Wiley, 1984.

- [32] Grivet, P., and A. Blaquiere, "Nonlinear effects of noise in electronic clocks," Proceedings of the IEEE, pp. 1606-1614, Nov., 1963.
- [33] Gulliver, W., "Using the architecture of the Tektronix 11801A oscilloscope to make precise jitter measurements on waveforms," Tektronix User Group Meeting, (San Francisco, CA), July, 1993.
- [34] Harris, S., "How to achieve optimum performance from delta-sigma A/D and D/A converters," Journal of the Audio Engineering Society, vol. 41, no. 10, pp. 782-790, Oct., 1993.
- [35] Harris, S., "The effects of sampling clock jitter on Nyquist sampling analog-todigital converters, and on oversampling delta-sigma ADCs," Journal of the Audio Engineering Society, vol. 38, pp. 537-542, July, 1990.
- [36] Horowitz, M., A. Chan, J. Cobrunson, J. Gasbarro, T. Lee, W. Leung, W. Richardson, T. Thrush, and Y. Fujii, "PLL design for a 500Mb/s interface," ISSCC Digest of Technical Papers, pp. 160-161, February, 1993.
- [37] Howard, A., "Simulate oscillator phase noise," Microwaves & RF, Nov., 1993.
- [38] Hu, T. H., and P. R. Gray, "A monolithic 480Mb/s parallel AGC/decision/clock recovery circuit in 1.2μm CMOS," ISSCC Digest of Technical Papers, pp. 98-99, February, 1993.
- [39] Jeong, D. K., G. Borriello, D. Hodges, and R. Katz, "Design of PLL-based clock generation circuits," IEEE Journal of Solid-State Circuits, vol. SC-22, pp. 255-261, April, 1987.
- [40] Johnson, M. G., and E. L. Hudson, "A variable delay line phase locked loop for CPU-coprocessor synchronization," ISSCC Digest of Technical Papers, pp. 142-143, February, 1988.
- [41] Kato, K., T. Sase, H. Sato, I. Ikushima, and S. Kojima, "A low power dissipation PLL IC operating at 128 MHz clock," Proceedings of the IEEE 1987 CICC, (Portland, OR), pp. 651-654, May, 1987.

- [42] Kato, K., T. Sase, H. Sato, I. Ikushima, and S. Kojima, "A Low-Power 128-MHz VCO for Monolithic PLL IC's," IEEE Journal of Solid-State Circuits, vol. SC-23, no. 2, pp. 474-479, April, 1988.
- [43] Kroupa, V. F., "Noise properties of PLL systems," IEEE Transactions on Communications, vol. COM-30, no. 10, pp. 2244-2252, Oct. 1982.
- [44] Kukielka, J. F., and R. G. Meyer, "A High-Frequency Temperature-Stable Monolithic VCO," IEEE Journal of Solid-State Circuits, vol. SC-16, no. 6, pp. 639-647, Dec. 1981.
- [45] Lai, B., and R. C. Walker, "A monolithic 622Mb/s clock extraction data retiming circuit," ISSCC Digest of Technical Papers, pp. 144-145, Feb., 1991.
- [46] Lee, T. H., and J. F. Bulzacchelli, "A 155-MHz clock recovery delay- and phase-locked loop," IEEE Journal of Solid-State Circuits, vol. SC-27, no. 12, pp. 1736-1746, Dec. 1992.
- [47] Leeson, D. B., "A simple model of feedback oscillator noise spectrum," Proceedings of the IEEE, vol. 54, pp. 329-330, 1966.
- [48] Leonowich, R. H., and J. M. Steininger, "A 45-MHz CMOS phase/frequencylocked loop timing recovery circuit," ISSCC Digest of Technical Papers, pp. 14-15, February, 1988.
- [49] Lesage, P., and C. Audoin, "Characterization of frequency stability: uncertainty due to finite number of measurements," IEEE Transactions on Instrumentation and Measurement, vol. IM-22, no. 2, pp. 157-161, Jun. 1973.
- [50] Lin, P.-S., and C. A. Zukowski, "Jitter due to signal history in digital logic circuits and its control strategies," Proceedings of the ISCAS, May, 1993.
- [51] Lindsey, W. C., and C. M. Chie, "Performance measures for phase-locked loops - a tutorial," IEEE Transactions on Communications, vol. COM-30, no. 10, pp. 2224-2227, Oct. 1982.

- [52] Lindsey, W. C., and C. M. Chie, "Theory of oscillator instability based upon structure functions," Proceedings of the IEEE, vol. 64, no. 12, pp. 1652-1666, Dec. 1976.
- [53] Llewellyn, W. D., M. M. H. Wong, G. W. Tietz, and P. A. Tucci, "A 33Mb/s data synchronizing phase-locked-loop circuit," ISSCC Digest of Technical Papers, pp. 12-13, February, 1988.
- [54] Maneatis, J. G., and M. A. Horowitz, "Precise delay generation using coupled oscillators," ISSCC Digest of Technical Papers, pp. 118-119, February, 1993.
- [55] Monticelli, D., "High speed data recovery," ISSCC Digest of Technical Papers, pp. 11, February, 1988.
- [56] Montress, G. K., T. E. Parker, and M. J. Loboda, "Extremely low phase noise SAW resonator oscillator design and performance," Proceedings of the 1987 Ultrasonics Symposium.
- [57] Mullen, J. A., "Background noise in nonlinear oscillators," Proceedings of the IRE, pp. 1467-1473, Aug., 1960.
- [58] Nava, M. D., J. Bulone, D. Belot, and L. Dugoujon, "A 622 Mb/s line terminator for the ATM network," ISSCC Digest of Technical Papers, pp. 104-105, February, 1993.
- [59] Negahban, M., R. Behrasi, G. Tsang, H Abouhossein, and G. Bouchaya, "A two-chip CMOS read channel for hard-disk drives," ISSCC Digest of Technical Papers, pp. 216-217, February, 1993.
- [60] Newton, J. L., and R. Croughwell, "AD800 theory of operation," Analog Devices Inc., Wilmington, MA., 1992.
- [61] Nguyen, N. M., and R. G. Meyer, "A 1.8 GHz monolithic LC voltage-controlled oscillator," ISSCC Digest of Technical Papers, pp. 158-159, 1992.

- [62] Nguyen, N. M., and R. G. Meyer, "Start-up and frequency stability in highfrequency oscillators," IEEE Journal of Solid-State Circuits, vol. SC-27, no. 5, pp. 810-819, May, 1992.
- [63] Nishio, Y., and S. Mori, "Mutually coupled oscillators with an extremely large number of steady states," Proceedings of the 1992 IEEE ISCAS, (San Diego, CA), pp. 819-822.
- [64] Ransijn, H., and P. O'Connor, "A PLL-based 2.5 Gb/s GaAs clock and data regenerator IC," IEEE Journal of Solid-State Circuits, vol. SC-26, no. 5, pp. 1345-1353, Oct. 1991.
- [65] Rischpater, W. E., "Predict PLL phase noise from oscillator data," Microwaves & RF, pp. 117-120, Apr. 1987.
- [66] Robins, W. P., "Phase noise in signal sources." London: Peregrinus, 1982.
- [67] Rutman, J., "Characterization of phase and frequency instabilities in precision frequency sources: fifteen years of progress," Proceedings of the IEEE, vol. 66, no. 9, pp. 1048-1075, Sept., 1978.
- [68] Saito, T., "A chaos generator based on a quasi-harmonic oscillator," IEEE Transactions on Circuits and Systems, vol. CAS-32, no. 4, pp. 320-328, Apr. 1985.
- [69] Scott, J., R. Starke, R. Ramachandran, D. Pietruszynski, S. Bell, K. McClellan, and K. Thompson, "A 16MB/s data detector and timing recovery circuit for token ring LAN," ISSCC Digest of Technical Papers, pp. 150-151, February, 1989.
- [70] Sempel, A., "A fully integrated HIFI PLL FM demodulator," ISSCC Digest of Technical Papers, pp. 102-103, February, 1990.
- [71] Shanmugan, K. S., and A. M. Breipohl, "Random signals: detection, estimation, and data analysis." New York: Wiley, 1988.

- [72] Simmons, J. G., and G. W. Taylor, "An analytical treatment of the performance of submicrometer FET logic," IEEE Journal of Solid-State Circuits, vol. SC-20, no. 6, pp. 1242-1251, Dec., 1985.
- [73] Sleeckx, F. V. J., and W. M. C. Sansen, "A wide-band current-controlled oscillator using bipolar-JFET technology," IEEE Journal of Solid-State Circuits, vol. SC-15, no. 5, pp. 875-881, Oct., 1980.
- [74] Sneep, J. G., and C. J. M. Verhoeven, "A New Low-Noise 100-MHz Balanced Relaxation Oscillator," IEEE Journal of Solid-State Circuits, vol. SC-25, no. 3, pp. 692-698, Jun., 1990.
- [75] Souyer, M., and H. A. Ainspan, "A monolithic 2.3Gb/s 100mW clock and data recovery circuit," ISSCC Digest of Technical Papers, pp. 158-159, February, 1993.
- [76] Stevens, B. L., and R. P. Manning, "Improvements in the theory and design of RC oscillators," IEEE Transactions on Circuit Theory, vol. CT-18, pp. 636-643, Nov. 1971.
- [77] Stuck, B. W., "Switching-time jitter statistics for bipolar transistor thresholdcrossing detectors," M. S. thesis, Massachusetts Institute of Technology, 1969.
- [78] Stuffle, R. E., and P. M. Lin, "New approaches to computer-aided determination of oscillator frequency sensitivities," IEEE Transactions on Circuits and Systems, vol. CAS-27, pp. 882-892, 1980.
- [79] Syed, K. E., and A. A. Abidi, "Gigahertz voltage controlled ring oscillator," Electronics Letters, vol. 22, pp. 677-679, Jun. 1986.
- [80] Tang, Y. S., Alistair I. Mees, and L. O. Chua, "Synchronization and chaos," IEEE Transactions on Circuits and Systems, vol. CAS-30, no. 9, pp. 620-626, Sept. 1983.
- [81] Thompson, B. L., and H. Lee, "A BiCMOS receive/transmit PLL pair for serial data communication," Proceedings of the IEEE 1992 CICC, (Boston, MA), pp. 29.6.1-5, May, 1992.

- [82] Trischitta, P. R., and P. Sannuti, "The jitter tolerance of fiber optic regenerators," IEEE Transactions on Communications, vol. COM-35, no. 12, pp. 1303-1308, Dec. 1987.
- [83] Tykulsky, A., "Spectral measurements of oscillators," Proceedings of the IEEE, vol. 54, pp. 306, 1966.
- [84] Verhoeven, C. J. M., "A high-frequency electronically tunable quadrature oscillator," IEEE Journal of Solid-State Circuits, vol. SC-27, no. 7, pp. 1097-1100, July, 1992.
- [85] Verhoeven, C. J. M., "A new model for regenerative circuits," Proceedings of the Midwest Symposium on Circuits and Systems, (Syracuse, NY), pp. 631-634, Aug., 1987.
- [86] Verhoeven, C. J. M., "First order oscillators," Ph. D. Thesis: Delft University.
- [87] Wakayama, M. H., and A. A. Abidi, "A 30-MHz low-jitter high-linearity CMOS voltage-controlled oscillator," IEEE Journal of Solid-State Circuits, vol. SC-22, no. 6, pp. 1074-1081, Dec., 1987.
- [88] Wakayama, M. H., and A. A. Abidi, "A 30MHz voltage-controlled oscillator with 0.17% linearity," ISSCC Digest of Technical Papers, pp. 220-221, February, 1987.
- [89] Ware, K. M., H.-S. Lee, and C. G. Sodini, "A 200MHz CMOS phase-locked loop with dual phase detectors, "ISSCC Digest of Technical Papers, pp. 192-193, February, 1989.
- [90] Wojtyna, R., and A. Borys, "Contribution to the linear theory of frequency stability of RC oscillators," IEEE Transactions on Circuits and Systems, vol. CAS-33, pp. 418-424, Apr. 1986.
- [91] Wojtyna, R., "Long-term and short-term frequency stabilities in sinusoidal oscillators," Proceedings of the ISCAS, pp. 639-642, 1988.

- [92] Young, I. A., J. K. Greason, J. E. Smith, and K. L. Wong, "A PLL clock generator with 5 to 110MHz lock range for microprocessors," ISSCC Digest of Technical Papers, pp. 50-51, February, 1992.
- [93] ---, "AD800 data sheet," Analog Devices Inc., Wilmington, MA.
- [94] ---, "ADICE User's Guide," Analog Devices Inc., Wilmington, MA, 1993.
- [95] ---, "SPICE3 User's Guide," University of California, Berkeley.
- [96] ---, "CSA803 User's Guide," Tektronix, Inc.: Beaverton, Oregon, 1993.
- [97] ---, "HP3048A phase noise measurement system," Hewlett-Packard, Inc., 1993.
- [98] ---, "HP4195A User's Guide," Hewlett-Packard, Inc., 1993.
- [99] ---, "Spectrum analysis ... AM and FM," Application note no. AN-150-1, Hewlett-Packard, Inc., 1993.
- [100] ---, "IEEE standard definitions of physical quantities for fundamental frequency and time metrology," IEEE Standard 1139-1988, Apr. 1989.
- [101] ---, "Switching Transistor Handbook," Motorola Semiconductor, Inc., 1969.
- [102] ---, "Synchronous optical network (SONET) transport systems common generic criteria," Bellcore Technical Advisory, vol. TA-NWT-000253, Issue 6, Sept. 1990.
- [103] ---, "Asynchronous Transfer Mode: Bandwidth for the Future."
- [104] ---, "HP9000 Model 236 User's Guide," Hewlett-Packard, Inc., 1985.
- [105] Press, W. H., B. P. Flannery, S. A. Teukolsky, and W. T. Vetterling, "Numerical Recipes: The Art of Scientific Computing." New York: Cambridge University Press, 1989.
- [106] ---, "XFCB User's Guide," Analog Devices Inc., Wilmington, MA, 1993.
## Vita

John McNeill was born in Syracuse, New York, in 1961. At Dartmouth College, he started on an educational path of physics and computer science, but became interested in analog electronics after taking Engineering Sciences 64 from Prof. W. D. Stratton. Upon graduation in 1983, he went to work for Analogic Corp. in Wakefield, Massachusetts. There he designed high speed, high resolution A/D converters and data acquisition systems. In 1986, he joined Adaptive Optics Associates in Cambridge, Massachusetts. There he designed low noise interface electronics for charge coupled device (CCD) cameras used in high speed, wide dynamic range imaging systems.

In 1990, he began graduate studies in the Ph.D. program at the University of Rochester in Rochester, New York. After becoming engaged to a Boston-area resident, he completed the M.S.E.E. degree in 1991, moved back to the Boston area, and entered the Boston University Ph.D. program as a Presidential University Graduate Fellow. While completing the work in this thesis, he has also taught the graduate-level bipolar and MOS analog circuit design courses, as well as consulted in the area of CCD camera design.

In the future, he intends to pursue an academic career combining teaching and research in analog integrated circuit design.