


陳龍英的電子學

第一冊

VOLUME 1



前言

從研究所畢業後，我就留在母校任教，至今已經超過三十年。「電子學」是我從剛開始教書到現在仍然在講授的學科，它好像是陪了我走過三十多年青春歲月的老朋友，已經融入我的生命，成為不可或缺的一部分。

交大是以電子研究起家，「電子學」是電子系必修的基礎科目，被安排在第二學年全年及第三學年上學期的課程，每週四節課。該科目所包含的內容相當繁雜，初學者常不易理出頭緒及抓住重點，因此很需要藉助一位有多年教學經驗的老師，利用在課堂上「深入淺出」的講解，幫助學生釐清許多基本概念。

為了幫助學生學習，交大教務處看重本人在這方面的豐富教學經驗，因而從民國90年9月起，就有計畫地拍攝我在課堂上講授「電子學」的實況，製作成影片，上傳到學校網站，提供學生上網學習及複習。雖然反應熱烈，但是因為當時教室的聲光設備並不考究，又缺乏講義輔助，使教學效果打了折扣，是美中不足的地方。

93年初，我們換了一間設備較好、較大的教室（可容納150人）上課，並且重新錄影製作。此外，我請班上幾位優秀同學整理隨堂筆記，以便搭配實況影片，讓學生可以邊看邊學，獲得更好的學習效果。在使用這套教學光碟時，我也建議同學們採用Sedra/Smith所著的Microelectronic Circuits為自修教科書。

在電子學(一)，我們將「Diodes」排在第一章，特別是將基本半導體觀念及pn接面放在最前面。在二極體之後，接著是「Bipolar Junction Transistors」(第二章)，然後才是「MOS Field-Effect Transistors」(第三章)。這樣的排序，我認為在學習效果上會比較好；此外，顧及學生在上電子學(一)時，還沒有建立交流電路的觀念，因此有關電晶體的高頻模式及頻率響應，都先予以略去，留待電子學(二)用第六章專章來說明。學生在上過二極體及電晶體等基本電子元件之後，邁入第四章「Operational Amplifiers」。

電子學(二)包括第五章「Differential Amplifiers」、第六章「Frequency Response」、第七章「Feedback」以及第八章「Output Stages and Power Amplifiers」。在差動

放大器中有關頻率響應的部份，則擺在第六章加以說明。我們考量將輸出級與功率放大器安排在電子學(二)中說明，乃是我覺得這樣安排，對於後面在電子學(三)中討論運算放大器電路(741 op-amp電路)會有較大幫助。「Single-Stage Integrated-Circuit Amplifiers」則打散放至相關各章節中。

電子學(三)則包括第九章「Operational-Amplifiers and Data-Converter Circuits」、第十章「Signal Generators and Waveform-Shaping Circuits」以及第十一章「Digital Logic Circuits」等內容。其中數位邏輯電路會談到CMOS邏輯電路及射極耦合邏輯(ECL)，其他較少被用到的雙極性(Bipolar)數位電路，則予以簡略。


總之，我希望培養學生電子學的基本觀念、理論，使學生能融會貫通，奠定基礎科學的能力，而後才能與實務接軌，結合其他領域向上提昇。

本出版品的完成，我要感謝下列同學在整理隨堂筆記及打字、繪圖所花費的心力，包括：交大電子所博士生鄧至剛(第一章)、王文傑(第二章)、陳旻琰(第三、四章)、交大電子研究所碩士班吳承佑(電子學二、三)、交大電子工程系學生陳怡潔、程士恆(整理電子學二、三之筆記)、李佳叡、許書餘、趙芳翌(校正再版講義暨光碟)；此外，交大教務處數位內容製作中心及交大出版社的同仁也出力甚多，在此一併感謝。




國立交通大學電子工程系教授

陳龍英





陳龍英先生，西元1941年生，國立台灣大學電機工程系畢業，國立交通大學電子研究所碩士及博士，現為交大電子工程系教授。他曾在國際知名的美國貝爾實驗室擔任研究員，並先後擔任過交大電子工程系系主任、交大教務長、副校長、教育部高等教育司司長及國立空中大學校長。其學術專長包括積體電路與系統、電子電路設計及電子構裝等領域，為人謙虛，熱愛教學，在交大教授「電子學」科目超過三十年，多次榮獲教育部及交大傑出教學獎，深受學生歡迎，課堂常座無虛席。





CHAPTER 1 Diodes

- 1.1 Physical Operations of Diodes
- 1.2 Terminal Characteristics of Junction Diodes
- 1.3 Modeling the Diode Forward Characteristics
- 1.4 Zener Diodes
- 1.5 Rectifier Circuits
- 1.6 Limiting Circuits (Clipping Circuits)

CHAPTER 2 Bipolar Junction Transistors (BJTs)

- 2.1 Device Structure and Physical Operation
- 2.2 Current-Voltage Characteristics
- 2.3 Large-Signal Model (in Active Mode)
- 2.4 Operation as a Switch
- 2.5 Graphical Representation of Transistor Characteristics
- 2.6 Graphical Analysis
- 2.7 BJT Circuits at DC
- 2.8 Biasing in BJT Amplifier Circuits
- 2.9 Small-Signal Operation and Models
- 2.10 Single-Stage BJT Amplifiers

CHAPTER 3 MOS Field-Effect Transistors (MOSFETs)

- 3.1 Device Structure and Physical Operation
- 3.2 Current-Voltage Characteristics
- 3.3 Large-Signal Model
- 3.4 MOSFET Circuits at DC
- 3.5 Biasing in MOS Amplifier Circuits
- 3.6 Small-Signal Operations and Models
- 3.7 Single-Stage Discrete-Circuit MOS Amplifiers
- 3.8 Single-Stage Integrated-Circuit MOS Amplifiers
- 3.9 Depletion-Type MOSFET

CHAPTER 4 Operational Amplifiers

- 4.1 The Ideal Op-Amp
- 4.2 The Inverting Configuration
- 4.3 The Noninverting Configuration
- 4.4 Difference Amplifiers
- 4.5 DC Imperfections
- 4.6 Integrators and Differentiators

CHAPTER 5 Differential Amplifiers

- 5.1 BJT Differential Pair
- 5.2 MOS Differential Pair
- 5.3 Other Nonideal Characteristics of Differential Amplifier
- 5.4 Constant-Current Source
- 5.5 Differential Amplifier with Active Load₂
- 5.6 Multistage Amplifier-A Bipolar Op. Amplifier

CHAPTER 6 Frequency Response

- 6.1 S-Domain Analysis
- 6.2 Amplifier Transfer Function
- 6.3 Low-Frequency Response
- 6.4 High-Frequency Response of CS and CE Amplifier
- 6.5 Common-Gate and Common-Base Amplifiers
- 6.6 Cascode Amplifier (CS-CG Cascode)
- 6.7 High-Frequency Response of Source (Emitter) Follower
- 6.8 Other Transistor Pairings
- 6.9 High Frequency Response of the Differential Amplifier

CHAPTER 7 Feedback

- 7.1 General Feedback Structure
- 7.2 Some Properties of Negative Feedback
- 7.3 Basic Feedback Topologies
- 7.4 Series-Shunt Feedback Amplifier
- 7.5 Series-Series Feedback Amplifier
- 7.6 Shunt-Shunt Feedback Amplifier
- 7.7 Shunt-Series Feedback Amplifier
- 7.8 Determining the Loop Gain
- 7.9 Stability Problem
- 7.10 Stability Study Using Bode Plots
- 7.11 Frequency Compensation

CHAPTER 8 Output Stages and Power Amplifiers

- 8.1 Classification of Output Stages
- 8.2 Class A Output Stage
- 8.3 Class B Output Stage
- 8.4 Class AB Output Stage
- 8.5 Power BJTs

CHAPTER 9 Operational-Amplifier and Data-Converter Circuits

- 9.1 The 741 Op-Amp Circuit
- 9.2 DC Analysis of the 741
- 9.3 Small-Signal Analysis of the 741
- 9.4 Gain, Frequency Response, and Slew Rate of the 741
- 9.5 The Two-Stage CMOS Op-Amp
- 9.6 The Folded-Cascode CMOS Op-Amp
- 9.7 Data Converters – an Introduction
- 9.8 D/A Converter Circuits
- 9.9 A/D Converter Circuits

CHAPTER 10 Signal Generators and Waveform-Shaping Circuits

- 10.1 Basic Principles of Sinusoidal Oscillators
- 10.2 Op-Amp-RC Oscillator Circuits
- 10.3 LC-Tuned Oscillators
- 10.4 Bistable Multivibrators
- 10.5 Generation of Square and Triangular Waveform Using Astable Multivibrators
- 10.6 Generation of a Standardized Pulse – Monostable Multivibrator
- 10.7 Integrated-Circuit Timers – 555 IC
- 10.8 Nonlinear Waveform-Shaping Circuits
- 10.9 Precision Rectifier Circuits

CHAPTER 11 Digital Logic Circuits

- 11.1 Logic Circuits Families
- 11.2 Complementary CMOS Logic Circuits
- 11.3 Pseudo-NMOS Logic Circuits
- 11.4 Pass-Transistor Logic Circuits
- 11.5 Dynamic Logic Circuits
- 11.6 Latches and Flip-Flops
- 11.7 Multivibrator Circuits
- 11.8 BJT Inverter (Switch)
- 11.9 Early Forms of BJT Digital Circuits
- 11.10 Transistor-Transistor Logic (TTL)
- 11.11 Characteristics of Standard TTL
- 11.12 Schottky TTL
- 11.13 Emitter-Coupled Logic (ECL)



Chapter 1: Diodes

1.1 Physical Operation of Diodes

1.1.1 Basic Semiconductor Concepts

1.1.2 Open-Circuit pn Junction

1.1.3 Reverse-Bias pn Junction

1.1.4 Forward-Bias pn Junction

1.2 Terminal Characteristics of Junction Diodes

1.3 Modeling the Diode Forward Characteristics

1.3.1 Exponential Model

1.3.2 Piecewise-Linear Model

1.3.3 Constant-Voltage-Drop Model

1.3.4 Ideal-Diode Model

1.3.5 Small-Signal Model

1.4 Zener Diodes

1.5 Rectifier Circuits

1.6 Limiting Circuits



1.1 Physical Operation of Diodes

1.1.1 Basic Semiconductor Concepts


Basic Semiconductor Concepts :

Conductor \longleftrightarrow Insulator

Conductivity of semiconductor is between conductor and insulator

半導體多為四價，例如: Si

Si 之間以共價鍵相結合，成正四面體狀



半導體可分為：

- (1) Intrinsic semiconductor (本質半導體)
- (2) Extrinsic semiconductor (異質半導體，帶雜質)

在半導體當中，載子(carrier)有兩種，分別為：

- (1) 自由電子(electron)、電洞(hole)
- (2) 自由電子與電洞兩者電量相同，電性相反



Intrinsic semiconductor :

$n = p = n_i(T)$ (其中: n 為電子濃度, p 為電洞濃度, 單位 個/cm³)

$$n_i^2(T) = BT^3 \times \exp(-E_G/kT) \quad , \quad T \uparrow \rightarrow n=p=n_i \uparrow$$

其中 B : material dependent parameter; k : Boltzman constant

E_G : 1.12eV energy gap; B for silicon = 5.4×10^{31}

Thermal equilibrium :

Generation rate G : 單位時間、體積當中, 產生的電子電洞對

Recombination rate R : 單位時間、體積當中, 消失的電子電洞對


在某溫度下, $G = R$ (熱平衡) and $T \uparrow \rightarrow G(T) \uparrow \rightarrow n \uparrow p \uparrow \rightarrow G > R$

$$G(T) = f_1(T) \text{ and } R(T) = n \times p \times f_2(T)$$

由 Hall effect 實驗的結論: 可將電洞視為一個帶正基本電荷的粒子

Two mechanisms carriers move :

Diffusion: 濃度的梯度產生擴散



$$J = I/A \text{ (A/cm}^2\text{)}$$


$$J_p = -qD_p \frac{dp}{dx} \quad D_p: \text{ Diffusion constant of holes (cm}^2\text{/s)}$$

$$J_n = qD_n \frac{dn}{dx} \quad D_n: \text{ Diffusion constant of electrons (cm}^2\text{/s)}$$

$$J = J_p + J_n = -qD_p \frac{dp}{dx} + qD_n \frac{dn}{dx}$$



Drift: 電位的梯度產生漂移



$$\mathcal{E} = -\frac{dV}{dx} \quad (\text{Electric field} = \text{negative Potential gradients})$$

$$J_p = qp\mu_p\mathcal{E} \quad \text{其中：}\mu_p \text{ 為 mobility of holes (cm}^2/\text{V}\cdot\text{s)}$$

$$J_n = qn\mu_n\mathcal{E} \quad \text{其中：}\mu_n \text{ 為 mobility of electrons (cm}^2/\text{V}\cdot\text{s)}$$

$$J_{drift} = J_p + J_n = q(p\mu_p + n\mu_n)\mathcal{E} \quad \text{其中：}v_{drift} = \mu\mathcal{E}$$

$$J_{diff} = J_{p-diff} + J_{n-diff} = -qD_p \frac{dp}{dx} + qD_n \frac{dn}{dx}$$

室溫下 $D_n = 34 \text{ cm}^2/\text{s}$ and $\mu_n = 1350 \text{ cm}^2/\text{V}\cdot\text{s}$

$D_p = 12 \text{ cm}^2/\text{s}$ and $\mu_p = 480 \text{ cm}^2/\text{V}\cdot\text{s}$

Review

For intrinsic semiconductor :

$$n = p = n_i(T) \quad (\text{其中：}n \text{ 為電子濃度，}p \text{ 為電洞濃度，單位 個/cm}^3)$$

$$J_{diff} = J_{p-diff} + J_{n-diff} = -qD_p \frac{dp}{dx} + qD_n \frac{dn}{dx}$$

$$I = \frac{V}{R} = \frac{VA}{\rho l} \quad \text{其中：}R = \rho \cdot \frac{l}{A}; \quad J = \frac{\mathcal{E}}{\rho} = \sigma\mathcal{E}; \quad \rho = \frac{1}{\sigma} = \frac{1}{qn_i(\mu_n + \mu_p)}$$

for Si : $\rho = 2.3 \times 10^5 \Omega\cdot\text{cm}$



Thermal voltage :

Einstein relationship : $\frac{D_n}{\mu_n} = \frac{D_p}{\mu_p} = V_T \equiv \frac{kT}{q} = 25.9\text{mV}$ at $T = 300\text{K}$

25mV at $T = 292\text{K}$

Doped (Extrinsic) Semiconductor :

Extrinsic Si : Small carefully controlled impurity content

三價 B \rightarrow p-type 五價 P, As \rightarrow n-type


$\text{Si} \approx 10^{22} / \text{cm}^3$; Impurity $\approx 10^{16} / \text{cm}^3$

沒有雜質下 $n_i \approx 10^{10} / \text{cm}^3$

加入五價的雜質之後，電子濃度大大提升 $n \approx 10^{16} / \text{cm}^3 \gg n_i \gg p$

五價雜質為施子雜質(Donor impurity)

N_D 表示施子雜質的濃度





綜合以上，我們可得知在 n-type 的半導體裡面

$$n \gg n_i \gg p \text{ and } n_{n0} \gg p_{n0}$$

n_{n0} : In thermal equilibrium the concentration of free electron in the n-type silicon

(在此為 majority carrier 是電子)

p_{n0} : In thermal equilibrium the concentration of hole in the n-type silicon

(在此為 minority carrier 是電洞)

Thermal equilibrium :

$$G(T) = R(T) \quad f_1(T) = n \times p \times f_2(T) \rightarrow n \times p = f_1(T)/f_2(T) = f_3(T)$$

Intrinsic :

$$n = p = n_i \rightarrow f_3(T) = n_i^2$$

In n-type (加上五價雜質) :

$$n \cong N_D$$

$$n \times p = n_i^2(T) \quad (\text{mass-active law})$$

$$p_{n0} = \frac{n_i^2}{n_{n0}} = \frac{n_i^2}{N_D}$$

$$\text{when } T \uparrow \rightarrow n = N_D \text{ and } n_i(T) \uparrow \rightarrow p \uparrow$$

In p-type (加上三價雜質)

$$\text{for Si : Si} \approx 10^{22}/\text{cm}^3 \quad \text{Impurity} \approx 10^{16}/\text{cm}^3$$

$$N_A \approx 10^{16}/\text{cm}^3 \quad (N_A \text{ 為 acceptor 受子})$$

$$p_{p0} \cong N_A$$

$$n \times p = n_i^2(T) \quad (\text{mass-active law})$$

$$n_{n0} = \frac{n_i^2}{p_{p0}} = \frac{n_i^2}{N_A}$$




Conductivity :

$$\sigma = q \times p \times \mu_p + q \times n \times \mu_n = q \times (p \times \mu_p + n \times \mu_n) \text{ (通式)}$$

For intrinsic : $\sigma = q \times n_i \times (\mu_p + \mu_n)$

For n-type : $\sigma = q \times N_D \times \mu_n$

For p-type : $\sigma = q \times N_A \times \mu_p$




低溫以 impurity scattering 為主
 高溫以 lattice scattering 為主

重要觀念 :

不論 n-type 或是 p-type 當中，都是電中性的。或許有人認為 n-type 或 p-type 當中分別有很多的電子或電洞，因此不是電中性的；但是別忘了裡面還有帶著相反電性的雜質所構成的離子，因此整體而言還是電中性的。

Graded (Non-uniform) Semiconductor :

Non-uniform Doping:



Build-in Potential : V_{12}

$$\text{Diffusion current : } J_{p\text{-diff}} = -q \times D_p \times \frac{dp}{dx}$$

$$\text{Build-in field : } \mathcal{E} = -\frac{dV}{dx}$$

$$\text{其中 } p(x) \approx N_A(x) \rightarrow \frac{dp}{dx} \approx \frac{dN_A}{dx}$$

$$\text{在熱平衡下 : } J_p = J_{p\text{-drift}} + J_{p\text{-diff}} = 0$$

$$\text{因此 } J_p = q \times p \times \mu_p \times \mathcal{E} + (-q \times D_p \times \frac{dp}{dx}) = 0$$

$$\rightarrow \mathcal{E} = \frac{D_p}{\mu_p} \times \frac{dp}{p} \times \frac{1}{dx} = V_T \times \frac{dp}{p \cdot dx} \rightarrow \mathcal{E} dx = V_T \frac{dp}{p}$$

$$\text{又 } \mathcal{E} = -\frac{dV}{dx} \rightarrow dV = -\mathcal{E} dx = \frac{-V_T dp}{p}$$




$$\text{因此 } V_{21} = V_2 - V_1 = \int_{V_1}^{V_2} dV = -V_T \times \int_{p_1}^{p_2} \frac{dp}{p} = -V_T \times \ln \frac{p_2}{p_1} = V_T \times \ln \frac{p_1}{p_2}$$

$$V_{21} = V_2 - V_1 = V_T \times \ln \frac{p_1}{p_2}$$

$$\text{由 } n_1 \times p_1 = n_2 \times p_2 \rightarrow V_{21} = V_T \times \ln \frac{p_1}{p_2} = V_T \times \ln \frac{n_2}{n_1}$$



1.1.2 Open-Circuit pn Junction



$\rho(x)$: charge density

$$\frac{N_A}{N_D} = \frac{x_n}{x_p}$$

$$W_{dep} = x_n + x_p = \sqrt{\frac{2\epsilon_{Si}}{q} \left(\frac{1}{N_A} + \frac{1}{N_D} \right) V_0}$$

$$W_{dep} \approx 0.1 \sim 1 \mu\text{m}$$


For $N_A \gg N_D$,

$$W_{dep} \approx x_n = \sqrt{\frac{2\epsilon_{Si} V_0}{q N_D}} \propto \frac{1}{\sqrt{N_D}}$$

$$E = \frac{1}{\epsilon_{Si}} \int \rho(x) dx$$

$$\epsilon_{Si} = 11.7\epsilon_0 = 1.04 \times 10^{-12} \text{ F/cm}$$

ϵ_{Si} : permittivity of Si



$$dV(x) = -E dx$$

$$V_0 = V_T \ln \frac{p_1}{p_2} = V_T \ln \frac{N_A N_D}{n_i^2}$$

V_0 大約為 0.6~0.8V

V_0 : junction built-in voltage

P.S. : (1) 會由雜質濃度低的側邊，來決定 W_{dep} 的寬度

(2) 若為 linear graded junction 則方程式將會不一樣




1.1.3 Reverse-Bias pn Junction

將 open-circuit pn junction 兩端加上電壓(如下圖)

推論: p 型區電洞濃度高, 與電源負極相吸; n 型區電子濃度高。與電源正極相吸。因此會造成大電流。

實際上, 約只有 10^{-15} A (極小) 因為 p 型區電子濃度低, n 型區電洞濃度低, 來不及補充。




I_S 與逆向偏壓大小無關(已飽和)。但有少數載子導電, 其值 $\neq 0$, 但極小。

當 N_A 、 N_D 濃度越高, 多數載子數量增加, 然而少數載子數量卻減少

→ I_S 下降。(I_S 由少數載子數量控制)

當溫度越高 ($T \uparrow$) → $n_i \uparrow$ → 少數載子數量變多 → I_S 上升。

Junction area 面積上升 → I_S 上升 ($I_S \propto A$) , 又稱 scale current。




在 Reverse-Biased Circuit 中

W_{dep} 要修正為:

$$W_{dep} = \sqrt{\frac{2\epsilon_{Si}}{q} \left(\frac{1}{N_A} + \frac{1}{N_D} \right) (V_0 + V_R)}$$

其中 V_R 為外加逆向偏壓



Depletion (Junction) Capacitance :

電容量：改變一單位電位差所需電量。


$$C = \frac{dq_J}{dV_R} \quad (\text{junction capacitance of pn junction}) \quad \text{界面會有電容存在}$$

$$q_j = qN_D x_n A$$

$$x_n = W_{dep} \times \frac{N_A}{N_D + N_A}$$

$$C_j \equiv \frac{dq_J}{dV_R} = \frac{A \sqrt{\frac{\epsilon_{Si} \cdot q}{2} \left(\frac{N_A \cdot N_D}{N_A + N_D} \right) \frac{1}{V_0}}}{\sqrt{1 + \frac{V_R}{V_0}}} = \frac{C_{j0}}{\sqrt{1 + \frac{V_R}{V_0}}}$$

$$\text{其中 } C_{j0} = A \sqrt{\frac{\epsilon_{Si} \cdot q}{2} \left(\frac{N_A \cdot N_D}{N_A + N_D} \right) \frac{1}{V_0}} \quad \text{for zero applied voltage } C_j$$



廣義 C_j :
$$C_j = \frac{C_{j0}}{(1 + V_R/V_0)^m}$$


For step-graded junction: $m=1/2$

For linear junction: $m=1/3$

亦可以用 W_{dep} 表示 C_j :

$$C_j = A \times \frac{\epsilon_{Si}}{W_{dep}}$$
 此式可適用於任何之雜質分佈

1.1.4 Forward-Bias pn Junction



在外加偏壓的條件下，已破壞熱平衡： $p \cdot n > n_i^2$

$$p_n(0) = p_{n0} \times e^{V/V_T} \quad (\text{law of the junction})$$

$$p_n'(x) \equiv p_n(x) - p_{n0} \Rightarrow p_n'(0) = p_n(0) - p_{n0}$$

$$p_n'(x) = p_n'(0) \times e^{-x/L_p} \quad (\text{其中 } L_p \text{ 為 diffusion length of holes})$$

$$p_n'(x) = p_{n0}(e^{V/V_T} - 1) \times e^{-x/L_p} \Rightarrow p_n'(0) = p_{n0}(e^{V/V_T} - 1)$$

$$\frac{dp_n'(x)}{dx} = -\frac{p_n'(0)}{L_p} \times e^{-x/L_p}$$

$$J_{p-diff} = f(x) \quad (\text{電洞的擴散電流可以是 } x \text{ 的函數})$$




$$J_{p-diff} = -qD_p \frac{dp}{dx} = -qD_p \frac{dp'_n(x)}{dx} = q \frac{D_p}{L_p} p_{n0} (e^{V/V_T} - 1) \times e^{-x/L_p}$$

- (1) 以上公式同時適用於順偏及逆偏。逆偏時候， $V < 0$ 時，由於是指數的負次方，可得知 $p_n(0)$ 會變的很小
- (2) 總電流應該不為一隨位置變化的變數，總電流應為一常數。否則在此 pn-junction 上會出現電荷累積的情形。因此想要定出一點，找出確切的電流，即得知整個 pn-junction 的電流，因此我們選擇以 Depletion region 來討論電流。

以 Depletion region 找電流的好處：

若 $W_{dep} \ll L_p$, $W_{dep} \ll L_n$ ，如此可以略去 recombination 所造成的影響，且 n 、 p 小，因此可略去 I_{drift}



N 型區的電洞電流=電洞的總電流 $I_{p-total} \cong I_{p-diff} = A \times q \times D_p \times \frac{p'_n(0)}{L_p} e^{-x/L_p}$

P 型區的電子電流 $I_n = A \times q \times D_n \times \frac{n'_p(0)}{L_n} e^{-x/L_n}$

$$\begin{aligned} I &= A \times q \times D_p \times \frac{p'_n(0)}{L_p} + A \times q \times D_n \times \frac{n'_p(0)}{L_n} \\ &= A \times q \left[D_p \times \frac{p_{n0}}{L_p} + D_n \times \frac{n_{p0}}{L_n} \right] \times (e^{V/V_T} - 1) \\ &= A \times q \times \left(D_p \times \frac{1}{L_p \times N_D} + D_n \times \frac{1}{L_n \times N_A} \right) \times n_i^2 (e^{V/V_T} - 1) = I_s (e^{V/V_T} - 1) \end{aligned}$$

由上式可看出，I 主要是由濃度低的一方雜質決定(N_A 和 N_D 在分母)

以上式子化簡用到了以下公式：

$$p_n(0) = p_{n0} \times e^{v/V_T} \quad \text{and} \quad p_n'(0) = p_n(0) - p_{n0} = p_{n0} \times (e^{v/V_T} - 1)$$

$$p_{n0} = \frac{n_i^2}{N_D} \quad \text{and} \quad n_{p0} = \frac{n_i^2}{N_A} \circ$$

逆向飽和電流： $I_S \approx 10^{-15}$ A

(by brand new technology, we may get $I_S \approx 10^{-18} \sim 10^{-19}$ A)

Discrete diode ↔ intergraded diode :

$$I = I_S \times (e^{v/\eta V_T} - 1) \quad \text{其中 } \eta = 1 \sim 2$$

$\eta = 1$ (Using standard IC fabrication process)

$\eta = 2$ (Discrete component)

Diffusion Capacitance :

$$C_d \equiv \frac{dQ}{dV} = \frac{\tau_T}{V_T} I \propto I \quad (\tau_T: \text{Transit time})$$


Q 為界面兩側的 excess minority-carrier stored charge

Forward bias : $C = C_j + C_d \cong C_d$

Reverse bias : $C = C_j + C_d \cong C_j$



1.2 Terminal Characteristics of Junction Diodes



$$i_D = I_s (e^{v_D/\eta V_T} - 1)$$

Forward bias: $i_D \approx I_s e^{v_D/\eta V_T}$ and $v_D = \eta V_T \ln(i_D/I_s)$

Reverse bias: $i_D = -I_s$

If $V_1 = \eta V_T \ln(I_1/I_s)$ and $V_2 = \eta V_T \ln(I_2/I_s)$

$$\rightarrow V_2 - V_1 = \eta V_T \ln I_2/I_1 \rightarrow V_2 = V_1 + \eta V_T \ln I_2/I_1$$

P. S. : 由上式可知，若要得知一 Diode 在某電壓（或電流）時，相對應的電流（或電壓），則必須先得知： I_s ， η ，或者是 V_1 ， I_1 。得知其中一項才能求得以上需求。


Temperature dependence :

由實驗歸納出：

I_s 在每上升 1°C ，即增加 7%。

$$\text{因 } (1.07)^{10} \sim 2, I_s(T) = I_s(T_1) \times 2^{(T-T_1)/10}$$

同一個 i_D 下， v_D 會呈現 $-2\text{mV}/^\circ\text{C}$ 。




1.3 Modeling the Diode Forward Characteristics

1.3.1 Exponential Model : most accurate and most difficult

(a) Graphical analysis (圖解法) :

Q : Quiescent point or Operation point (I_D , V_D)



(b) Iterative analysis (疊代分析) :

先設 $V_D = 0.7 \text{ V} \rightarrow I_D = (V_{DD} - V_D)/R = (V_{DD} - 0.7)/R$


以上式求得 I_D ，再帶回式子 $V_2 = V_1 + \eta \times V_T \times \ln(I_2/I_1)$

其中假設已知 (I_1, V_1) ，EX : $V_1 = 0.7 \text{ V}$ at $I_1 = 1 \text{ mA}$

可求出 V_2 ，再帶回 $I_D = (V_{DD} - V_2)/R$ 得 I_D




1.3.2 Piecewise-Linear Model : (Battery-plus-resistance model)



當 $v_D < V_{D0} \rightarrow i_D = 0$


當 $v_D > V_{D0} \rightarrow i_D = \frac{v_{DD} - V_{D0}}{r_D + R}$ and $v_D = V_{D0} + i_D \times r_D$

1.3.3 Constant-Voltage-Drop Model :



當 $r_D \ll R \rightarrow$ 則視 $r_D = 0$, $V_D = 0.7 \text{ V} \rightarrow i_D = (V_{DD} - 0.7 \text{ V}) / R$

1.3.4 Ideal-Diode Model :



(1)-(4) model : DC-model 、 Large-signal model


(2)-(4) model : Piecewise linear model





1.3.5 Small-Signal Model :

$$i_D = I_s \exp(v_D/\eta V_T) \quad (1)$$

$$V_{DD} + v_s = i_D \times R + v_D \quad (2)$$



Small signal \rightarrow linear approx.



$$I_D + i_d = I_s e^{(V_D + v_d)/\eta V_T} = I_s \times e^{V_D/\eta V_T} \times e^{v_d/\eta V_T}$$

$$\approx I_D \left(1 + \frac{v_d}{\eta V_T} \right) = I_D + \frac{I_D}{\eta V_T} \times v_d$$

$$e^x = (1 + x + \dots)$$

$$x \ll 1, \quad e^x \cong 1 + x$$

若 $v_d/\eta V_T \ll 1$ ($v_d \ll \eta V_T = 50\text{mV}$ or $v_d < 10\text{mV}$)

\rightarrow small signal approx.)


$$\therefore i_d = \frac{I_D}{\eta V_T} \times v_d \rightarrow \frac{\Delta v_D}{\Delta i_D} = \frac{v_d}{i_d} = \frac{\eta V_T}{I_D} \equiv r_d$$

r_D : diode DC equivalent resistance

r_d : diode increment resistance or diode dynamic resistance




直接微分：
$$r_d \equiv \frac{\Delta v_D}{\Delta i_D} = \frac{v_d}{i_d} = \frac{1}{\left(\frac{\Delta i_D}{\Delta v_D}\right)} = \left[\frac{I_S e^{v_D/\eta V_T}}{\eta V_T} \right]^{-1} = \frac{\eta V_T}{I_D}$$




EXAMPLE1 : If $\eta = 2$; $I_1 = 2 \text{ mA}$, $V_1 = 0.7 \text{ V}$

(1) DC analysis



(2) Small-signal analysis



(1) DC analysis :

\Rightarrow 設 $V_D = 0.7 \text{ V}$

$$\begin{cases} I_D = (10 - 0.7) / 10 \text{ k}\Omega = 0.93 \text{ mA} (\cong 1 \text{ mA}) \\ V_D \cong 0.7 \text{ V} \end{cases}$$



(2) Small-signal analysis :

$$r_d = \frac{\eta V_T}{I_D} = \frac{2 \times 25mV}{0.93mA} = \frac{50}{0.93} = 53.8\Omega$$


$$v_{d(peak)} = \pm 1V \times \frac{0.0538}{10 + 0.0538} = 5.35mV (< 10mV)$$

$$v_D = V_D + v_d = 0.7V \pm 5.35mV \cong 0.7V$$


$$\frac{1V}{10V} = 10\% \quad \text{and} \quad \frac{5.35mV}{0.7V} = 0.8\%$$

EXAMPLE2 : If $\eta = 2$; $I_1 = 2 \text{ mA}$, $V_1 = 0.7 \text{ V}$

(1) DC analysis



(2) AC analysis



(1) DC analysis :

設 $V_D = 0.7 \text{ V} \rightarrow V_O = 3 \times 0.7 \text{ V} = 2.1 \text{ V}$, $I_D = (10 - 2.1)/1k = 7.9 \text{ mA}$

設 $V_D = 0.7 + \eta V_T \times \ln(7.9mA/1mA) = 0.8 \text{ V}$

$$\rightarrow I_D = \frac{10 - 0.8 \times 3}{1} = 7.6mA$$

(2) AC analysis :

$$3r_d = 3 \times \frac{\eta \times V_T}{I_D} = \frac{3 \times 2 \times 25}{7.6} = 3 \times 6.6\Omega = 19.8\Omega$$


$$v_o = \pm 1V \times \frac{3 \times 6.6}{1k + 3 \times 6.6} = \pm 19.4mV$$

$$v_o / V_o = 0.8 \%$$

$$\frac{\Delta v_o}{\Delta v} = \frac{\pm 19.4mA}{\pm 1V} = 19.4mV/V \quad \text{Line regulation}$$



EXAMPLE3：設 D1，D2 為理想二極體。



(a) 設 D1：ON (conduct) and D2：ON (conduct)

$$I_{D2} = \frac{10-0}{10k} = 1 \text{ mA}; \quad I_{D1} + I_{D2} = \frac{0-(-10)}{5k} = 2 \text{ mA}$$

$$I_{D1} = 2 - 1 = 1 \text{ mA}$$

(b) 假如電阻對換，同樣設 D1：ON (conduct) and D2：ON (conduct)

$$I_{D2} = \frac{10-0}{5k} = 2 \text{ mA}; \quad I_{D1} + I_{D2} = \frac{0-(-10)}{10k} = 1 \text{ mA}$$

$$I_{D1} = 1 - 2 = -1 \text{ mA} \quad (\text{不合理})$$


重新假設，設 D1：OFF and D2：ON (conduct)

$$I_{D2} = \frac{10-(-10)}{5k+10k} = 1.33 \text{ mA}$$

$V_B = -10 + 1.33 \times 10 = 3.3 \text{ V} > 0 \text{ V}$ ，D1 確實為 OFF。



1.4 Zener Diodes




Two breakdown mechanisms :

(1) Avalanche multiplication :

$$V_R \uparrow \rightarrow \epsilon \uparrow \rightarrow q \epsilon \uparrow \rightarrow a \uparrow \rightarrow v \uparrow \rightarrow mv^2/2 \uparrow$$


$$N_D \text{ 和 } N_A \downarrow \rightarrow \epsilon \downarrow \rightarrow V_Z \uparrow$$



(2) Zener breakdown :

$$V_R \uparrow \rightarrow \epsilon \uparrow (2 \times 10^7 \text{ V/cm}) \rightarrow q \epsilon \uparrow$$

$$N_D \text{ 和 } N_A \uparrow \rightarrow V_Z \downarrow$$





Temperature effect :

(1) For avalanche multiplication :


$T \uparrow \rightarrow$ free path $\downarrow \rightarrow$ 載子越難被加速 $\rightarrow V_Z \uparrow$ (positive temp. coeff.)

(2) For Zener breakdown :


$T \uparrow \rightarrow$ Si 鍵能越弱 \rightarrow 越容易拉出價電子

$\rightarrow V_Z \downarrow$ (negative temp. coeff.)

Temp. Coeff. 約為 $\pm 2\text{mV}/^\circ\text{C}$ or $\pm \frac{\Delta V_Z}{V_Z} (\%) / ^\circ\text{C} = \pm 0.1 \% / ^\circ\text{C}$



Zener diode 參數標示 :





EX : Given: $V_Z = 6.8 \text{ V}$ at $I_{ZT} = 5 \text{ mA}$; $r_z = 20 \Omega$; $V_s = 10 \text{ V}$; $R = 0.5 \text{ k}\Omega$

$$6.8 \text{ V} = V_{Z0} + 5 \text{ mA} \times 20 \Omega ; V_{Z0} = 6.8 - 5 \times 10^{-3} \times 20 = 6.7 \text{ V}$$

$$\text{DC analysis : } I_Z = \frac{10 - V_{Z0}}{R + r_z} = \frac{10 - 6.7}{0.5 + 0.02} = 6.35 \text{ mA}$$


$$V_Z = 6.7 + I_Z \times 0.02 = 6.7 + 6.35 \times 0.02 = 6.872 \text{ V}$$

$$\text{Small signal analysis : } \pm \Delta V_Z = \pm 1 \text{ V} \times \frac{r_z}{R + r_z} = \pm 1 \text{ V} \times \frac{20}{500 + 20} = \pm 38.5 \text{ mV}$$

$$\pm \Delta V_Z / V_Z = \pm 38.5 \text{ mV} / 6.872 \text{ V} = \pm 0.6\%$$

$$\text{Line regulation : } \Delta V_Z / \Delta V_s = 38.5 \text{ mV} / 1 \text{ V} = 38.5 \text{ mV/V}$$

P.S. : 現在已經用 IC 電路做的 voltage regulator 來取代單純由 Zener diode 做的 voltage regulator 。







1.5 Rectifier Circuits

設為 **ideal diode**

(a) 當 $v_I > 0\text{ V}$ \rightarrow Diode ON $\rightarrow v_O = v_I$


(b) 當 $v_I < 0\text{ V}$ \rightarrow Diode OFF $\rightarrow v_O = 0\text{ V}$



設為 **battery-plus-resistor**

(a) 當 $v_I > V_{D0}$ \rightarrow Diode ON $\rightarrow v_O = (v_I - V_{D0}) \times \frac{R}{R + r_D}$

(b) 當 $v_I < V_{D0}$ \rightarrow Diode OFF $\rightarrow v_O = 0\text{ V}$






1.6 Limiting Circuits (Clipping Circuits)

設 D : Constant voltage drop (0.7 V)

(1) $v_I < 0.7 \text{ V} \rightarrow$ Diode OFF $\rightarrow v_O = v_I$


(2) $v_I > 0.7 \text{ V} \rightarrow$ Diode ON $\rightarrow v_O = 0.7 \text{ V}$



設 D : Constant voltage drop (0.7 V)



(1) $v_I < 0.7 \text{ V} \rightarrow$ Diode ON $\rightarrow v_O = 0.7 \text{ V}$

(2) $v_I > 0.7 \text{ V} \rightarrow$ Diode OFF $\rightarrow v_O = v_I$






Double limiter :




Zener diode (齊納二極體) :





Limiting circuit 功能：保護下一級電路。





Chapter 2: Bipolar Junction Transistors (BJTs)

- 2.1 Device Structure and Physical Operation**
- 2.2 Current-Voltage Characteristics**
- 2.3 Large-Signal Model**
- 2.4 Operation as a Switch**
- 2.5 Graphical Representations of Transistor Characteristics**
- 2.6 Graphical Analysis**
- 2.7 BJT Circuits at DC**
- 2.8 Biasing in BJT Amplifier Circuits**
- 2.9 Small-Signal Operation and Models**
- 2.10 Single-Stage BJT Amplifiers**




2.1 Device Structure and Physical Operation

Review of P-N junction diode:




二極體最大的缺憾：沒有放大的功用。因此用途有限。


Large Signal:



Small Signal:




真空管 (三極管): voltage controlled







Signal source representations: (small-signal, ac signal)


(1) voltage type (Thevenin's)




(2) current type (Norton's)



a. output "short"





b. output "open"










如何製作一個 current controlled, current amplifier 的元件？

3 端元件



符號標示：

-  Independent current source
-  Dependent current source
-  Independent voltage source
-  Dependent voltage source






Requirements:

(1) A : 大

(2) $i_i = i_s \cdot \frac{R_S}{R_S + R_i} \rightarrow i_s \Rightarrow \underline{R_i \ll R_S}$

(3) $i_o = A \cdot i_i \times \frac{R_o}{R_o + R_L} \rightarrow A \cdot i_i \Rightarrow \underline{R_o \gg R_L}$






小 $R_i \rightarrow$ 大 R_o

Transfer Resistor \rightarrow Transistor

電晶體發明人：Bardeen, Schottky, Brattain, in Bell Lab, 獲諾貝爾物理獎。




$$\left. \begin{array}{l} N_E \gg N_B \\ W_B \ll L_n \end{array} \right\} \text{Large } A$$




Circuit Symbols and Conventions

p → n

npn:




pnp:



EBJ	ECJ	Mode	Note
Forward	Reverse	(Forward) Active	$I_E \geq I_C \gg I_B$
Reverse	Reverse	Cutoff	$I_B = 0, I_C = 0, I_E = 0$
Forward	Forward	Saturation	
Reverse	Forward	Reverse Active (or Inverted)	



Operation in the Active Mode




$$I_C + I_B = I_E$$

$$W \ll L_n \rightarrow$$

- 擴散電流幾乎維持常數，沒有衰減，幾乎沒有在 Base 區和電洞發生 recombination。
- 擴散電流和梯度成正比。
- 擴散電流維持常數 \rightarrow 梯度幾乎維持直線


Current Gain ~ 1 , Voltage Gain = ?? 是否有 amplifier 的功能？

common base configuration:





電壓訊號 = 電流訊號 × 電阻
 輸入電壓訊號 = 輸入電流訊號 × 輸入電阻
 輸出電壓訊號 = 輸出電流訊號 × 輸出電阻
 輸入電流訊號 ~ 輸出電流訊號
 但是，輸出電阻 >> 輸入電阻 ($R_L \gg R_i$)
 → 有電壓的增益
 → $|A_I| \leq 1$; $|A_V| \gg 1$



In Base Region :

斜率: $\frac{n_{p0} \exp\left(\frac{v_{BE}}{V_T}\right)}{W_B}$

$$J_{n(diff)} = qD_n \frac{n_{p0} \exp\left(\frac{v_{BE}}{V_T}\right)}{W_B}$$

$$I_{n(diff)} = A_E \times J_{n(diff)} = A_E q D_n \frac{n_{p0} \exp\left(\frac{v_{BE}}{V_T}\right)}{W_B} \quad (\text{Base Region 中少數載子的擴散電流})$$

$$I_S \equiv \frac{A_E q D_n n_{p0}}{W_B} \quad \text{BJT Saturation Current or BJT Scale Current}$$

$$\rightarrow I_{n(diff)} = I_S \exp\left(\frac{v_{BE}}{V_T}\right)$$

$$\rightarrow i_C \approx I_{n(diff)} = I_S \exp\left(\frac{v_{BE}}{V_T}\right)$$

i_C 和 Collector-Base 間的電壓 (v_{CB}) 無關，和 Base-Emitter 間的電壓 (v_{BE}) 有關。此外，和 Collector Junction 的面積 (A_C) 無關係，而主要和 Emitter Junction 的面積 (A_E)



有關！(在現今的製程中， $A_C \gg A_E$)。

而實際上， A_C 的大小，主要是考量到電晶體散熱的問題。

電晶體在運作時，主要的熱能產生在 collector junction 處。所以製作上需要靠大的 collector junction 幫助散熱。

比較 Diode 與 BJT 的 Scale Current

$$\begin{array}{l} \text{Diode:} \\ \text{BJT:} \end{array} \left| \begin{array}{l} I_S = Aq \left(\frac{D_n n_{p0}}{L_n} + \frac{D_p p_{n0}}{L_p} \right) = Aq n_i^2 \times \left(\frac{D_n}{L_n N_A} + \frac{D_p}{L_p N_D} \right) \\ I_S = A_E q \frac{D_n n_{p0}}{W_B} \end{array} \right.$$

真正有用的輸出電流，是靠：

→ Base region 中的 minority current 的 diffusion current。

$$i_C = I_S \exp\left(\frac{v_{BE}}{V_T}\right)$$

當 emitter 端 **OPEN** → $I_E = 0$


→ $I_C = 0$??

當 collector 接 “+”，base 接 “-”，Base-Collector Junction 逆向偏壓的電流考慮之。

→ I_{CBO}

完整的 i_C 電流公式應為：

$$i_C = I_S \exp\left(\frac{v_{BE}}{V_T}\right) + I_{CBO}, \quad I_{CBO} \text{ 可忽略。}$$



$$i_C = I_S \exp\left(\frac{v_{BE}}{V_T}\right) \quad \text{Where } I_S = A_E q \frac{D_n n_{p0}}{W_B}$$

$$i_E = i_C + i_B$$

$$i_B = i_{B1} + i_{B2}$$

$$i_{B1} = \left(A_E q \frac{D_p p_{n0}}{L_p} \right) \cdot \exp\left(\frac{v_{BE}}{V_T}\right) = I_S \left(\frac{D_p}{D_n} \cdot \frac{N_A}{N_D} \cdot \frac{W_B}{L_p} \right) \cdot \exp\left(\frac{v_{BE}}{V_T}\right)$$

$L_p \gg W_B; N_D \gg N_A \rightarrow i_{B1}$ is very small! (越小越好)

$$i_{B2} = \frac{Q_n}{\tau_b}$$

τ_b : minority carrier (mean) lifetime (before recombination)

$$Q_n = \frac{1}{2} \cdot q \cdot W_B \cdot n_p(0) \cdot A_E \quad n_p(0) = n_{p0} \exp\left(\frac{v_{BE}}{V_T}\right)$$

$$\rightarrow i_{B2} = \frac{q W_B A_E n_{p0} \exp\left(\frac{v_{BE}}{V_T}\right)}{2\tau_b} = I_S \cdot \left(\frac{W_B^2}{2\tau_b D_n} \right) \cdot \exp\left(\frac{v_{BE}}{V_T}\right)$$

$$\therefore i_B = \left(\frac{D_p}{D_n} \cdot \frac{N_A}{N_D} \cdot \frac{W_B}{L_p} + \frac{W_B^2}{2D_n\tau_b} \right) \times i_C$$

$$\rightarrow \beta \equiv \frac{1}{\left(\frac{D_p}{D_n} \cdot \frac{N_A}{N_D} \cdot \frac{W_B}{L_p} + \frac{W_B^2}{2D_n\tau_b} \right)}$$

$$\rightarrow i_B = \frac{i_C}{\beta} \rightarrow \beta = \frac{i_C}{i_B} \quad (\text{current gain of CE configuration})$$



$$i_E = i_C + i_B = i_C + \frac{i_C}{\beta} = \left(\frac{\beta+1}{\beta}\right) \cdot i_C = \frac{i_C}{\alpha} \quad \alpha = \frac{\beta}{\beta+1}$$

$$\beta = \frac{i_C}{i_B}$$


$$\alpha = \frac{i_C}{i_E}$$

$$\alpha = \frac{\beta}{\beta+1} \Leftrightarrow \beta = \frac{\alpha}{1-\alpha}$$

注意！！以上的電流表示式，並沒有將漏電流(I_{CBO})考慮進。



2.2 Current-Voltage Characteristics



Active Region

$$i_C = I_S \exp\left(\frac{v_{BE}}{V_T}\right) \text{ where } V_T \approx 25mV$$

$$i_B = \frac{i_C}{\beta} = \frac{I_S}{\beta} \exp\left(\frac{v_{BE}}{V_T}\right)$$

$$i_E = i_B + i_C = \frac{\beta+1}{\beta} I_C = \frac{\beta+1}{\beta} I_S \exp\left(\frac{v_{BE}}{V_T}\right)$$

$$i_C = I_C + i_c \quad i_B = I_B + i_b$$

$$\beta \approx \frac{\Delta i_C}{\Delta i_B} \approx \frac{i_C}{i_B} \approx \frac{I_C}{I_B} \approx \frac{i_c}{i_b}$$

$$\beta = \frac{i_C}{i_B} \rightarrow \text{Common Emitter (CE) current gain}$$

$$\alpha = \frac{\beta}{\beta+1} \approx \frac{\Delta i_C}{\Delta i_E} \approx \frac{i_C}{i_E} \approx \frac{I_C}{I_E} \approx \frac{i_c}{i_e}$$

$$\beta = \frac{\alpha}{1-\alpha}$$

若 $\Delta\alpha: 0.99 \rightarrow 0.995$

$$\alpha = 0.99 \quad \rightarrow \quad \beta = \frac{0.99}{1-0.99} = 99$$

$$\alpha = 0.995 \quad \rightarrow \quad \beta = \frac{0.995}{1-0.995} = 199$$

$\Delta\alpha$ 的變化造成很大的 $\Delta\beta$ 的變化

→ 意即為何電晶體的 β 的變化很廣，即使同一型號的電晶體其 β 亦有大差異。



2.3 Large-Signal Model

Equation Model:

$$(1) \quad i_C = I_S \exp\left(\frac{v_{BE}}{V_T}\right)$$


$$(2) \quad i_B = \frac{i_C}{\beta} = \frac{I_S}{\beta} \exp\left(\frac{v_{BE}}{V_T}\right)$$

$$(3) \quad i_E = i_C + i_B$$


Circuit Model:

NPN Type:

Circuit Model:




(1) π -model (將輸入端，PN 接面的電流，通通計算在 **Base** 端)







(2) T-model (將輸入端，PN 接面的電流，通通計算在 **Emitter** 端)




PNP Type



(1) π -model (將輸入端，PN 接面的電流，通通計算在 **Base** 端)



(2) T-model (將輸入端，PN 介面的電流，通通計算在 Emitter 端)



$$\mu_n > \mu_p; D_n > D_p$$

因此，npn type 比 pnp type 常被使用。但是，pnp 仍是需要，主要作為互補的作用。

注意：

電晶體將小訊號放大(不管是電壓或是電流訊號)，是不是表示能量增加？

→不是！


→注意！電晶體本身不是能源，不儲存任何能量。但是，小訊號變成大訊號時，能量增加！

→那麼，能量從哪來呢？

→所有的能量由直流電源或電池提供。改變能量的型態。



Example:



Given $\begin{cases} v_{BE} = 0.7V \text{ at } i_C = 1mA \\ \beta = 100 \end{cases}$
 (I_{CBO} 忽略)

Design the circuit ,
 使 $I_C = 2mA$ 以及 $V_C = 5V$, 求 R_C 以及 R_E 的值。
 (精確算計算)
 (→使用 exponential model)

Sol:

$$R_C = \frac{15V - 5V}{2mA} = 5k\Omega$$

$$I_E = \frac{\beta + 1}{\beta} \times I_C = 1.01 \times 2mA = 2.02mA$$

$$V_{BE} = 0.7 + V_T \times \ln\left(\frac{2mA}{1mA}\right) = 0.7V + 25mV \times \ln 2 \approx 0.717V$$


Therefore, $V_E = 0 - 0.717 = -0.717V$

$$R_E = \frac{(-0.717V) - (-15V)}{2.02mA} = 7.07k\Omega$$

大訊號等效電路 model 本身是備而不用，並不是每次分析都會用到。



Example:



Design the circuit ,

使 $I_C = 2mA$ 以及 $V_C = 5V$, 求 R_C 以及 R_E 的值。

(簡單計算)

(\rightarrow 取 $V_{BE} = 0.7V$, $I_C = I_E$)

Sol:

$$R_C = \frac{15V - 5V}{2mA} = 5k\Omega$$


$$R_E = \frac{(-0.7V) - (-15V)}{2mA} = 7.15k\Omega \quad (\text{上一個例題, } R_E = 7.07k\Omega)$$

在 discrete 的電路設計，可以不用非常精確的計算，因為 discrete 電阻的值並不是連續的，並且有誤差。

若是在 IC 電路的設計情況下，電阻可以製作的較為連續，此情況下進行精確的計算才有意義。



2.4 Operation as a Switch



假設：

EBJ: constant voltage drop $0.7V$

CBJ: constant voltage drop $0.5V$ (Generally, because of $I_{SC} \gg I_{SE}$)

Emitter 的濃度遠大於 collector 的濃度 $\rightarrow N_C \ll N_E$

Collector junction 的面積大於 Emitter junction 的面積 $\rightarrow A_C \gg A_E$

\rightarrow Collector junction 的 scale current 遠大於 Emitter junction 的 scale current。

$\rightarrow I_{SC} \gg I_{SE}$

(1) $v_I < 0.5V(0.7V)$

\rightarrow EBJ: 逆偏 & CBJ: 逆偏

\rightarrow 電晶體(Q)工作在 cutoff region

$\rightarrow i_B = 0, i_C = 0$

$\rightarrow V_C = V_{CC} - i_C \times R_C = +V_{CC}$

(2) $v_I > 0.7V, v_C > V_{CE,sat} = 0.2V$

\rightarrow EBJ: 順偏 & CBJ: 逆偏

\rightarrow Q 工作在 active region

$\rightarrow i_B = \frac{v_I - 0.7V}{R_B}$

$\rightarrow i_C = \beta \cdot i_B$ (斜率為 i_B 的 β 倍)

$\rightarrow v_C = V_{CC} - i_C \times R_C$




(3) $v_I \uparrow \uparrow$

→ Q 進入 saturation region

→ $v_C = V_{CE,sat} = 0.2V \quad (0.7V - 0.5V)$

→ $i_C = \frac{V_{CC} - V_{CE,sat}}{R_C} \equiv I_{C,sat}$





$$\beta = \frac{i_C}{i_B} \quad (\text{in active region})$$


若電晶體工作在 saturation region:

$$i_C < \beta \cdot i_B$$

$$\frac{i_C}{i_B} = \frac{I_{C,sat}}{i_B} \equiv \beta_{forced} \leq \beta$$

β_{forced} : 電晶體工作在飽和區時，飽和電流($I_{C,sat}$)和 Base 電流(I_B)的比。

觀念問題：



若 $R_C \rightarrow \infty$ (Open)， v_I 接正電壓，電晶體工作在何區域？

Cutoff Region	Incorrect
Active Region	Incorrect
Reverse Active Region	Incorrect
Saturation Region	Correct

Discussions:

(1) Cutoff Region?

兩個 junction (EBJ, CBJ) 皆是 reverse bias 才是工作在 cut-off region
但是 EBJ 是 forward bias \rightarrow Not cutoff region

(2) Active Region?

若為 active region，則 $i_C = \beta \cdot i_B$ 要成立
已知 $i_C = 0$ 。但是 $i_B \neq 0$!! \rightarrow Not Active region

(3) Saturation Region?

原本的討論是 I_C 電流增加到最後飽和後，隨即進入 saturation region。



亦即 $i_C = I_{C,sat}$

但是此 case， $i_C = 0$ ，算進入飽和區嗎？

“觀念釐清”

何謂進入飽和區？

→ 只要 $i_C < \beta \cdot i_B$ → 即進入飽和區。

→ $i_C = 0 \leq \beta \cdot i_B \neq 0$ 不等式成立

因此，此電晶體工作在 saturation region

(飽和電流為 0 之飽和，因為 $i_C = 0 \leq \beta \cdot i_B \neq 0$)


而兩個 junction (EBJ, CBJ) 也必然順偏。

$$i_C = \frac{V_{CC} - V_{CE,sat}}{R_C} \Big|_{R_C \rightarrow \infty} = I_{C,sat} \rightarrow 0$$




當 Q 工作在 **saturation region** 時，其大訊號的等效模型為何？

Review of the Large-Signal Model of transistor, Q, operating in active region:



Large-Signal Model of Q operating in “**saturation region**”



電晶體工作在飽和區時，沒有放大訊號的作用。


(放大訊號，為電晶體工作在 active region 時的應用。)

飽和區的應用 → 電子開關(switch)運用。→ 數位電路的應用

當開關時，(要避開 active region)

→ 低電壓輸入時， v_i 要夠低，使電晶體進入 cutoff → v_C 為高電位 V_{CC}

→ 高電壓輸入時， v_i 要夠高，使電晶體進入飽和區 → $v_C = V_{CE,sat} \approx 0.2V$



$I_{B(EOS)}$ 在 **Edge of Saturation** 處的 i_B 電流。

唯一的一工作點，其 $I_{B(EOS)} \times \beta = I_{B(EOS)} \times \beta_{forced} = I_{C,sat}$

$$\rightarrow I_{B(EOS)} = \frac{I_{C,sat}}{\beta} = \frac{I_{C,sat}}{\beta_{forced}}$$

$$\frac{I_B}{I_{B(EOS)}} \equiv \text{overdrive factor}$$

一般來說，要使電晶體操作在飽和區時，overdrive factor 大約取 2~10 倍，




2.5 Graphical Representations of Transistor Characteristics

Review:

- (1) Equation Model
- (2) Circuit Model
- (3) ... to be discussed in this chapter


圖解法



Input characteristics – i_E or i_B V.S. v_{BE}


From equation,

$$\begin{cases} i_B = \frac{I_S}{\beta} \exp\left(\frac{v_{BE}}{V_T}\right) \\ i_E = \frac{I_S}{\alpha} \exp\left(\frac{v_{BE}}{V_T}\right) \end{cases}$$





Transfer characteristics – i_C V.S. v_{BE}



Output characteristics – i_C V.S. v_{CE}

From equation:

$$i_C = I_S \exp\left(\frac{v_{BE}}{V_T}\right) \quad \text{independent of } v_{CE}$$


分成兩種情況討論

- common base type (i_C V.S. v_{CB})
- common emitter type (i_C V.S. v_{CE})

Common Base Type:

- (1) 當 emitter open ($i_E = 0$) $\rightarrow i_C = I_{CBO}$
- (2) $i_E > 0$, in active region, $i_C = \alpha \cdot i_E$

作圖： i_C V.S. v_{CB} ，以 i_E 為參數







Common Emitter Type:

- (1) 當 Base open ($i_B = 0$) $\rightarrow i_C = I_{CEO}$ (usually, $I_{CEO} > I_{CBO}$)
- (2) $i_B > 0$, in active region, $i_C = \beta \cdot i_B$

作圖： i_C V.S. v_{CE} ，以 i_B 為參數





$$\beta \equiv \frac{\Delta i_C}{\Delta i_B} = \frac{I_{C1} - I_{C2}}{I_{B1} - I_{B2}} \text{ 稱為 incremental } \beta \text{ 或是 } \beta_{ac}$$

$$\beta_{dc} \equiv \frac{i_C}{i_B}$$


$$\beta_{ac} \approx \beta_{dc}$$



Early Effect



V_A : Early Voltage



為何電流在 active region 處，不是維持 constant，而會隨著 v_{CE} 增加而增加？

→ 當 collector junction 逆向偏壓增加時，其 depletion region 變更寬，等效的 base width 會變窄，使得基極區的少數載子的分佈斜率變大

→ 擴散電流變大 (因為擴散電流和少數載子的分佈斜率成正比)

$$v_{CE} \uparrow \rightarrow W_B \downarrow \rightarrow I_S \uparrow \rightarrow i_C \uparrow \quad (I_S \propto 1/W_B)$$



因此，電流關係式需做小修正，

$$i_C = I_S \exp\left(\frac{v_{BE}}{V_T}\right) \left(1 + \frac{v_{CE}}{V_A}\right)$$

電晶體需工作在 active region 才成立 ($v_{CE} > 0.2V$)


$$\frac{\Delta i_C}{\Delta v_{CE}} = \frac{1}{\left(\frac{\Delta v_{CE}}{\Delta i_C}\right)}$$

$$\text{Output resistance } r_o \equiv \left. \frac{\partial v_{CE}}{\partial i_C} \right|_{V_{BE}} = \frac{V_A + V_{CEQ}}{I_{CQ}} \approx \frac{V_A}{I_{CQ}} \quad (V_A \gg V_{CEQ})$$

V_A (Early Voltage) 主要和 Base 的寬窄有關。

→ Base 寬，Early Effect 較不明顯， V_A 較大；反之，Base 窄， V_A 變小。

當考慮 Early Effect，則原電晶體的大訊號模型需作些許修正，如下：







2.6 Graphical Analysis

使用 graphical analysis，目的在獲得“精確”的解。

Example : (DC analysis)




已知電晶體的輸入、輸出特性如下：




Sol:

- (1) i_B v.s. v_{BE}
- (2) $V_{BB} = i_B R_B + v_{BE}$






- (3) i_C v.s. v_{CE}
- (4) $V_{CC} = i_C R_C + v_{CE}$ (Load Line)



Example : (AC analysis)

當有訊號輸入時，使用圖解法解之。電晶體特性如同前 example。





$$\Delta i_C = \beta \cdot \Delta i_B$$

Q 點位置要適中，避免有訊號時，進入 saturation region 或 cut-off region !
藉由適當的偏壓電路，使 Q 點選擇在 active region 中間的區域最好。




2.7 BJT Circuits at DC

在此 section，會使用簡化的計算方法，不使用圖解的精確解法。
不需要畫大訊號等效模型。

假設：

- (1) $V_{BE(on)} = 0.7V$ ，constant voltage drop model。
- (2) $V_{CE,sat} = 0.2V$
- (3) β 已知
- (4) 其他： $r_o \rightarrow \infty$ ($V_A \rightarrow \infty$) $\rightarrow I_C = \beta \cdot I_B$
- (5) $I_{CBO} = 0$ ； $I_{CEO} = 0$

Example 1 :



求出此電路在 DC 時的特性： I_B ， I_C ， I_E ， V_B ， V_C ， V_E 。

(note: R_B 通常很大，使 I_B 不至於太大，而致電晶體進入飽和區)

→ 想辦法設計適當偏壓電路，使 I_{CEQ} 以及 V_{CEQ} 落在適當的偏壓點！

Sol:


- (1) $V_E = 0V$
- (2) $V_B = 0 + 0.7V = 0.7V$
- (3) $I_B = \frac{2.5V - 0.7V}{50k\Omega} = 0.036mA$

設電晶體 active region

- (4) $I_C = \beta \cdot I_B = 100 \times 0.036mA = 3.6mA$
- (5) $V_C = 5 - 3.6mA \times 1k\Omega = 1.4V$
($> V_B = 0.7V$ → reverse biasing → 假設成立)
- (6) $I_E = I_B + I_C = 3.636mA$



Example 2 :



若上述例子之 β 由 100 改變為 200，
 求出此電路在 DC 時的特性： $I_B, I_C, I_E,$
 V_B, V_C, V_E 。

Sol:

- (1) $V_E = 0V$
- (2) $V_B = 0 + 0.7V = 0.7V$
- (3) $I_B = \frac{2.5V - 0.7V}{50k\Omega} = 0.036mA$

設電晶體 active region

- (4-a) $I_C = \beta \cdot I_B = 200 \times 0.036mA = 7.2mA$
- (5-a) $V_C = 5 - 7.2mA \times 1k\Omega = -2.2V$ (不合理)
 ($< V_B = 0.7V \rightarrow$ forward biasing \rightarrow 假設不成立)

故知電晶體工作在 saturation region

- (4-b) $V_C = V_E + V_{CE,sat} = 0V + 0.2V = 0.2V$
- (5-b) $I_C = \frac{5V - 0.2V}{1k\Omega} = 4.8mA$
- (6) $I_E = I_B + I_C = 0.036mA + 4.8mA = 4.836mA$


Discussion:

從偏壓電路設計的角度來看：

此種偏壓電路，工作點(Q)隨 β 值的變化很不穩定，為一 Bad biasing design。
 但是，voltage gain 應該不錯。(小小的變化，輸出端有大幅度的變化)。
 此電路可適用於數位電路。



Example 3 :



求出此電路在 DC 時的特性： I_B , I_C , I_E , V_B , V_C , V_E 。

$$I_C \uparrow \Rightarrow V_E \uparrow \Rightarrow V_{BE} \downarrow \Rightarrow I_C \downarrow$$

Re : emitter degeneration resistance

Sol:

- (1) $V_B = 4V$
- (2) $V_E = 4V - 0.7V = 3.3V$
- (3) $I_E = \frac{3.3V}{3.3k\Omega} = 1mA$

假設此電晶體工作在 active region。


$$\alpha = \frac{\beta}{\beta + 1} = \frac{100}{101} = 0.99$$

- (4) $I_C = \alpha I_E = \frac{100}{101} \times 1mA = 0.99mA$
- (5) $I_B = 1mA - 0.99mA = 0.01mA$
- (6) $V_C = V_{CC} - I_C R_C = 10V - 0.99mA \times 5k\Omega = 5V$
 $V_C = 5V > V_B = 4V \rightarrow$ CBJ 為 reverse bias \rightarrow OK!



Example 4 :

若 β 由 100 增為 200，求出此電路在 DC 時的特性： $I_B, I_C, I_E, V_B, V_C, V_E$ 。



Sol:

- (1) $V_B = 4V$
- (2) $V_E = 4V - 0.7V = 3.3V$
- (3) $I_E = \frac{3.3V}{3.3k\Omega} = 1mA$

假設此電晶體工作在 active region。

$$\alpha = \frac{\beta}{\beta + 1} = \frac{200}{201} = 0.995$$


- (4) $I_C = \alpha I_E = \frac{200}{201} \times 1mA = 0.995mA$
- (5) $I_B = 1mA - 0.995mA = 0.005mA$
- (6) $V_C = V_{CC} - I_C R_C = 10V - 0.995mA \times 5k\Omega = 5V$
 $V_C = 5V > V_B = 4V \rightarrow$ CBJ 為 reverse bias \rightarrow OK!

Discussion:

- β 加倍了，但是偏壓點並沒有改變太大，除了 I_B 變化的百分比稍大，因此，這樣具有 R_E 電阻的電路其 Q 點非常的穩定。
- \rightarrow 對偏壓電路來說，這是一個 good bias design!
- \rightarrow 但是，不大能指望有好的 voltage gain (A_V)，voltage gain 被 R_E 給壓抑。



Example 5 :



若 V_{BB} 由 $4V$ 增為 $6V$ ，求出此電路在 DC 時的特性： I_B ， I_C ， I_E ， V_B ， V_C ， V_E 。

Sol:

- (1) $V_B = 6V$
- (2) $V_E = 6V - 0.7V = 5.3V$
- (3) $I_E = \frac{5.3V}{3.3k\Omega} = 1.6mA$

假設此電晶體工作在 active region :

$$\alpha = \frac{\beta}{\beta + 1} = \frac{100}{101} = 0.99$$

- (4) $I_C = \alpha I_E = \frac{100}{101} \times 1.6mA = 1.59mA$
- (5) $I_B = 1.6mA - 1.59mA = 0.01mA$
- (6) $V_C = V_{CC} - I_C R_C = 10V - 1.59mA \times 5k\Omega \approx 2V$
 $V_C = 2V < V_B = 6V \rightarrow$ CBJ 為 forward bias \rightarrow 假設錯誤！

假設此電晶體工作在 saturation region， V_{BE} 仍設為 $0.7V$ ：

- (1) $V_B = 6V$
- (2) $V_E = 6V - 0.7V = 5.3V$ (同前)
- (3) $I_E = \frac{5.3V}{3.3k\Omega} = 1.6mA$ (同前)
- (4) $V_C = V_E + V_{CE,sat} = 5.3V + 0.2V = 5.5V$ ($> 2V$)
- (5) $I_C = \frac{10V - 5.5V}{5k\Omega} = 0.9mA$ ($< 1.59mA$)
- (6) $I_B = 1.6mA - 0.9mA = 0.7mA$ ($> 0.01mA$)



2.8 Biasing in BJT Amplifier Circuits


透過偏壓電路的適當設計，建立電晶體的 Biasing Point (Q)，使其偏壓位置適中，並且穩定。

如此電晶體操作時，不會進入 cut-off region 以及 saturation region，而能夠維持在 active region。

(在 cut-off region 以及 saturation region 中，電晶體沒有放大的功用)

Example:

求出此電路在 DC 時的特性： $I_B, I_C, I_E, V_B, V_C, V_E$ 。



(note: 此為典型的應用在 discrete BJT 的偏壓電路)


$$I_C \uparrow (I_E \uparrow) \rightarrow V_E \uparrow \rightarrow (V_B - V_E) = V_{BE} \downarrow \rightarrow I_C \downarrow (I_E \downarrow) \rightarrow \dots$$

→ 工作點(Q)穩定! (due to R_E)

(有些電路，有可能發生以下的情況： $I_C \uparrow \rightarrow T \uparrow \rightarrow I_C \uparrow \rightarrow$ thermal runaway)




Sol:



(任意網路的化簡：求出 Open circuit voltage (V_{open}), short circuit current (I_{short}))

→ 等效的電阻為 $\frac{V_{open}}{I_{short}}$

→ 將原電路，利用 Thevenin's Theorem 化簡：



假設電晶體 Q 工作在 **active region**：

$$(1) V_{BB} = I_B R_B + V_{BE} + I_E R_E \quad (V_{BE} = 0.7V)$$

$$(2) I_B = \frac{I_E}{\beta + 1}$$


∴ 可以解出 I_B 以及 I_E → 然後即可解得剩下的工作點。



→
$$I_B = \frac{V_{BB} - V_{BE}}{R_{BB} + (\beta + 1)R_E}$$

$$I_E = (\beta + 1)I_B = \frac{V_{BB} - V_{BE}}{R_{BB} + (\beta + 1)R_E} (\beta + 1) = \frac{V_{BB} - V_{BE}}{R_E + \frac{R_{BB}}{(\beta + 1)}}$$

- (觀念：從 base 端看， R_E 被放大 $(\beta + 1)$ 倍，因為電流 $I_E = (\beta + 1)I_B$)
(意即 emitter 端的電阻，反射到 base 端)
- (觀念：從 emitter 端看， R_{BB} 被縮小 $(\beta + 1)$ 倍，因為電流 $I_B = \frac{I_E}{(\beta + 1)}$)
(意即 base 端的電阻，反射到 emitter 端)
- (觀念：以上的觀念稱為『電阻反射』的概念，僅使用在 active region。)



$$I_B = \frac{V_{BB} - V_{BE}}{R_{BB} + (\beta + 1)R_E} \quad I_E = \frac{V_{BB} - V_{BE}}{R_E + \frac{R_{BB}}{(\beta + 1)}}$$

Where $\begin{cases} V_{BB} \equiv V_{CC} \times \frac{R_2}{R_1 + R_2} \\ R_{BB} = R_1 \parallel R_2 \end{cases}$

$$I_C = \alpha I_E \approx I_E = \frac{V_{BB} - V_{BE}}{R_E + \frac{R_{BB}}{(\beta + 1)}}$$

其中， $V_{BE}(T)$ 以及 $\beta(T)$ 是溫度的函數，為了減小溫度變化對工作點的影響

→ (1) $V_{BB} \gg V_{BE}(T) \rightarrow R_1 \ll R_2 \rightarrow$ 但： $(I_C R_C + V_{CB}) \downarrow \rightarrow V_{CB} \downarrow$



又 $V_{CB} = V_{CE} - V_{BE} = V_{CE} - 0.7V \rightarrow V_{CE} \downarrow \rightarrow$ 表 Q 點很接近飽和區

雖然工作點穩定，但是 Q 點不適合！

\rightarrow 因此，不適合取 $R_1 \ll R_2$ ！

(2) $\frac{R_{BB}}{\beta(T)+1} \ll R_E \rightarrow R_{BB} \downarrow \rightarrow R_1, R_2 \downarrow$ 但小的 R_1, R_2 會使 $I_1, I_2 \uparrow$

$\rightarrow \begin{cases} P_D \uparrow \\ R_m \downarrow \end{cases}$

\rightarrow 一般而言， R_1, R_2 會取大電阻以降低功率的消耗！！

折衷的設計取法：(經驗式子)

$$\Delta V_{R_C} \approx \frac{1}{3}V_{CC}, \quad V_{CB} \approx \frac{1}{3}V_{CC}, \quad (V_{BE} + \Delta V_{R_E}) \approx \frac{1}{3}V_{CC}$$

$$\rightarrow V_B \approx \frac{1}{3}V_{CC}, \quad V_{CB} \approx \frac{1}{3}V_{CC}, \quad I_C R_C \approx \frac{1}{3}V_{CC}$$


$$\Delta V_{R_1} = I_C R_C + V_{CB} \approx \frac{2}{3}V_{CC}, \quad \Delta V_{R_2} \approx \frac{1}{3}V_{CC}$$

$$\rightarrow \frac{R_1}{R_2} \approx \frac{2}{1} \quad (\text{哪一種數量級?? } \Omega? k\Omega? M\Omega?)$$

\rightarrow 經驗式所取的 R_1, R_2 之數量級，使 $I_1, I_2 \approx 0.1I_E \sim I_E$!!



Example:



求出此電路在 DC 時的特性： I_B , I_C , I_E , V_B , V_C , V_E 。

(note: 亦為典型的應用在 discrete BJT 的偏壓電路) (兩組 power supply)

Sol:

(直接運用『電阻反射』的概念解此電路)


設此電晶體 Q 操作在 active region

$$I_E = \frac{0 - V_{BE} - (-V_{EE})}{\frac{R_B}{(\beta + 1)} + R_E}$$

$$I_C \approx I_E = \frac{V_{EE} - V_{BE}}{\frac{R_B}{(\beta + 1)} + R_E}$$



Example:



求出此電路在 DC 時的特性： I_B , I_C , I_E , V_B , V_C , V_E 。

(note: 亦為典型的應用在 discrete BJT 的偏壓電路)(兩組 power supply)

Sol:

(直接運用『電阻反射』的概念解此電路)

設此 pnp 電晶體 Q 操作在 active region

$$V_{EB} = 0.7V$$

$$I_E = \frac{5V - 0.7V}{1k\Omega + \frac{10k\Omega}{(30+1)}} = 3.3mA$$

$$I_C = I_E \times \left(\frac{\beta}{\beta+1} \right) \approx 3.3mA$$

$$\rightarrow V_C = -5V + 3.3mA \times 10k\Omega = 28V \rightarrow \text{不合理!! CBJ 順偏!!}$$

(R_B 太小導致 I_B 太大而進入 saturation region)

顯然，此 pnp 電晶體 Q 操作在 saturation region \rightarrow 電阻反射不能使用!!

$$V_{EB} = 0.7V, \quad V_{EC,sat} = 0.7V - 0.5V = 0.2V$$

$$I_E = I_B + I_C$$

$$(1) \quad \frac{5V - V_E}{1k\Omega} = \frac{V_B}{10k\Omega} + \frac{V_C - (-5)}{10k\Omega}$$

$$(2) \quad V_E = V_B + 0.7V$$

$$(3) \quad V_C = V_B + 0.5V$$




- V_B (可一一解出)
- V_E (可一一解出)
- V_C (可一一解出)
- I_E (可一一解出)
- $I_C = 0.86mA$
- $I_B = 0.31mA$

β_{min} 的用意在求得 overdrive factor $\equiv \frac{\beta}{\beta_{forced}}$

$$\beta_{force} \equiv \frac{I_{C,sat}}{I_B} = \frac{0.86mA}{0.31mA} = 2.8 < \beta_{min} = 30 \quad (\text{in saturation region})$$


$$\frac{\beta_{min}}{\beta_{force}} = \frac{30}{2.8} \approx 10 \quad \rightarrow \text{很深的 saturation}$$

$$(\text{overdrive factor} \equiv \frac{\beta}{\beta_{forced}} = \frac{I_B}{I_{B(EOS)}})$$





Example:



求出此電路在 DC 時的特性： $I_B, I_C, I_E, V_B, V_C, V_E$ 。

(note: 亦為典型的應用在 discrete BJT 的偏壓電路)

Sol:

- EBJ → 一定順偏 CBJ → 一定逆偏
- 此電晶體 Q 必然操作在 **active region**

若 $I_E \uparrow \Rightarrow V_C \downarrow \Rightarrow I_B = \frac{V_C - 0.7}{R_B} \downarrow \Rightarrow \begin{cases} I_C = \beta \cdot I_B \Rightarrow \downarrow \\ I_E = (\beta + 1) \cdot I_B \Rightarrow \downarrow \end{cases}$ 偏壓穩定

(negative feedback, 負回授) R_B 用來當作負回授用的電阻。

→ 可不用 R_E 就可以使偏壓點穩定。

$$V_{CC} = I_{R_C} \cdot R_C + I_B \cdot R_B + V_{BE} = I_E \cdot R_C + I_B \cdot R_B + V_{BE}$$

$$I_E = I_B(\beta + 1)$$

$$\rightarrow V_{CC} = I_E R_C + \frac{I_E}{(\beta + 1)} R_B + V_{BE}$$

$$\rightarrow I_C \approx I_E = \frac{V_{CC} - V_{BE}}{R_C + \frac{R_B}{(\beta + 1)}} \quad (\text{其中, } V_{BE}(T) \text{ 且 } \beta(T))$$

為了使偏壓電流 I_C 不受溫度變化而有大的改變，

→ (1) $V_{CC} \gg V_{BE}(T)$ → 需要折衷考量

(2) $\frac{R_B}{(\beta + 1)} \ll R_C$ → 需要折衷考量




此種電路在設計偏壓電路時，電壓的經驗取法為：

$$\text{取 } V_{CB} \approx \frac{1}{2} V_{CC}$$

$V_{CB} \uparrow \rightarrow V_{CE} \uparrow \rightarrow$ 可使所選的 Q 點較靠 active region 的中間區域。

Example:




C_E : bypass capacitor

如何讓 I_C 穩定？ \rightarrow 製作一個等流電源(constant current source)來偏壓！

(note: 亦為應用在 Integrated Circuit 中應用常見的偏壓電路)

Sol:

如何 constant current source (current mirror) ??



$$(1) Q1 = Q2 \text{ (matched)} \rightarrow \begin{cases} \beta_1 = \beta_2 = \beta \\ I_{S1} = I_{S2} = I_S \end{cases}$$

$$(2) V_{BE1} = V_{BE2} = V_{BE}$$

假設: (a) $\beta \gg 1 \rightarrow I_B \rightarrow 0$

(b) $V_A \gg 1 \rightarrow r_o \text{ high}$

$\rightarrow i_C$ 和 v_{CE} 無關 \rightarrow neglect Early effect

Q1 必為 active; 若 Q2 為 active

在以上的假設下， $I_{C2} = I_{C1} = I_{REF}$



$$I_{C2} = I_{C1} = I_{REF} = \frac{+V_{CC} - (-V_{EE}) - V_{BE}}{R} = \frac{V_{CC} + V_{EE} - V_{BE}}{R}$$




: constant current source 可以實現出來！

為何在 discrete 的 BJT 應用中不用此電路？

➔ 很難挑出兩個一模一樣(matched)的電晶體。

在 IC 當中製作電容 C_E 會很耗面積，別種方法解決？

➔ 使用 differential amplifier。



➔ 在 ac 訊號分析時， V_E 點等效為 ac 接地，而不需使用 C_E ！




2.9 Small-Signal Operation and Models

小訊號的 level 要多小，才能夠適用於 BJT 小訊號模型分析？
BJT 小訊號的電路模型為何？

Review:

BJT 的 Large-Signal Models :



每一個電壓或電流訊號，皆包含直流成分+訊號成分


$$i_B = I_B + i_b$$

$$i_C = I_C + i_c$$

$$i_E = I_E + i_e$$

$$v_{BE} = V_{BE} + v_{be}$$

$$v_{CE} = V_{CE} + v_{ce}$$



$$i_c = I_S \exp\left(\frac{v_{BE}}{V_T}\right)$$

$$\rightarrow I_C + i_c = I_S \exp\left(\frac{V_{BE} + v_{be}}{V_T}\right) = I_S \exp\left(\frac{V_{BE}}{V_T}\right) \cdot \exp\left(\frac{v_{be}}{V_T}\right)$$



若 $v_{be} \ll V_T$

$$\rightarrow I_C + i_c \approx I_S \exp\left(\frac{V_{BE}}{V_T}\right) \cdot \left(1 + \frac{v_{be}}{V_T}\right)$$

$$\rightarrow i_c \approx I_C \cdot \left(\frac{v_{be}}{V_T}\right) = g_m v_{be}$$

定義： $g_m \equiv \frac{i_c}{v_{be}} = \frac{I_C}{V_T}$ (mutual conductance 或 transconductance)

$$\left(g_m \equiv \frac{\partial i_c}{\partial v_{BE}} \Big|_{V_{BE}} = \frac{\partial}{\partial v_{BE}} \left[I_S \exp\left(\frac{v_{BE}}{V_T}\right) \right] \Big|_{V_{BE}} = \frac{I_C}{V_T}\right)$$


即當為小訊號 ($v_{be} \ll V_T$) 時， i_c 訊號與 v_{be} 訊號具有線性關係： $i_c = g_m v_{be}$

$$\text{又由： } i_B = \frac{I_S}{\beta} \exp\left(\frac{v_{BE}}{V_T}\right)$$

定義：Base resistance (基極輸入端電壓訊號與基極輸入電流訊號的比值)：

$$r_\pi \equiv \frac{\Delta v_{BE}}{\Delta i_B} = \frac{V_T}{I_B}$$

π -model (Hybrid- π model):



$$g_m = \frac{i_c}{v_{be}} = \frac{I_C}{V_T}$$

$$r_\pi = \frac{v_{be}}{i_b} = \frac{V_T}{I_B}$$

$$g_m \cdot r_\pi = \frac{I_C}{I_B} = \beta$$

$$\begin{cases} g_m = \frac{i_c}{v_{be}} = \frac{I_C}{V_T} \\ r_\pi = \frac{v_{be}}{i_b} = \frac{V_T}{I_B} \\ g_m \cdot r_\pi = \frac{I_C}{I_B} = \beta \end{cases}$$




Analysis Procedure:

DC analysis $\rightarrow I_C \rightarrow g_m \rightarrow r_\pi \left(= \frac{\beta}{g_m} \right) \rightarrow$ ac analysis

考慮 **Early Effect** :

小訊號的 r_o 和大訊號的 r_o 同。因為 i_C 和 v_{CE} 特性為一條直線。



$$g_m = \frac{i_c}{v_{be}} = \frac{I_C}{V_T}$$

$$r_\pi = \frac{v_{be}}{i_b} = \frac{V_T}{I_B}$$

$$r_o = \frac{V_A}{I_C}$$

在 π -model 中， v_{be} 常表為 v_π 。




2.10 Single-Stage BJT Amplifiers

3 basic configurations:

CE (Common Emitter Configuration)

CB (Common Base Configuration)

CC (Common Collector Configuration) (Emitter Follower)



假設：

電晶體操作在 active region，且 Q 點位置恰當。


可以正確的當作放大器。

$v_{be} \ll V_T \rightarrow$ small-signal approximation

對此三種型態電路(CE、CB、CC)有興趣的基本參數特性：（考慮中低頻）

R_i, R_o, A_i, A_v （輸入阻抗、輸出阻抗、電流增益、電壓增益）

輸入訊號源的表示種類：




此兩種表示等效對應。




Common Emitter (CE) Amplifier :

假設 DC Analysis 已經完成，僅考慮訊號的部分。



計算： R_i , R_o , A_i , A_v

使用 π -model 分析此電路：



$$(1) R_i \equiv \frac{v_i}{i_i} = \frac{v_\pi}{i_b} = r_\pi$$

$$(2) A_i \equiv \frac{i_o}{i_i} = \frac{-i_c}{i_b} = -\frac{(\beta \cdot i_b) \times \frac{r_o}{r_o + R_C}}{i_b} = -\frac{\beta \cdot r_o}{r_o + R_C}$$



Note: $r_o \rightarrow \infty, R_C \rightarrow 0 \rightarrow A_i \rightarrow \beta$

因此，正確的來說，在考慮 Early effect 之後 (V_A, r_o)

β 更正確的說法，應為：common emitter **short circuit** current gain

$$(3) A_v \equiv \frac{v_o}{v_s} = \frac{v_\pi}{v_s} \times \frac{v_o}{v_\pi} = \frac{r_\pi}{R_s + r_\pi} \times \frac{(-g_m v_\pi) \times (r_o \parallel R_C)}{v_\pi} = -g_m \cdot (r_o \parallel R_C) \cdot \frac{r_\pi}{R_s + r_\pi}$$

$$v_\pi = v_s \times \frac{r_\pi}{R_s + r_\pi}$$

Note: 若 $r_o \gg R_C, R_s \ll r_\pi \rightarrow A_v \rightarrow (-g_m R_C)$

要 $A_v \uparrow$ $\left\{ \begin{array}{l} \rightarrow g_m \uparrow \rightarrow I_C \uparrow \rightarrow \text{消耗功率} \\ \rightarrow R_C \uparrow \rightarrow V_{CC} \uparrow \rightarrow \text{消耗功率} \end{array} \right.$ trade-off needed!

若 R_C 改用 active load，可增進 A_v ，可大電流，但不需高 V_{CC}

$$\begin{cases} g_m r_\pi = \beta \\ g_m r_e = \alpha \end{cases}$$

$$\frac{v_c}{v_b} = -g_m (r_o \parallel R_C) = -\alpha \frac{(r_o \parallel R_C)}{r_e}$$


Note: $r_o \parallel R_C$: total resistance in collector terminal

r_e : total resistance in emitter terminal

Voltage gain between base and collector = $-\alpha \times \frac{\text{total resistance in C}}{\text{total resistance in E}}$

(4) R_o ?

Set $v_s = 0$ and $i_s = 0$ (將獨立訊號源設為 0)





- $R_o = r_o$
- $R_{out} = (R_C \parallel R_o) = (r_o \parallel R_C)$

Discussions R_i :

考慮放大電壓訊號 → 使用 Thevenin's equivalent circuit

Target: $g_m v_\pi$


$$v_\pi = v_s \times \frac{r_\pi}{R_s + r_\pi}$$

$$R_i = r_\pi$$

$$v_\pi = v_s \times \frac{R_i}{R_s + R_i}$$

因此，若要將電壓訊號放大，則我們希望輸入電壓訊號的損耗越小越好!

- $R_s \ll R_i$
- R_i 越大越佳!



考慮放大電流訊號 → 使用 Norton's equivalent circuit

Target: $\beta \times i_b$


$$i_b = i_s \times \frac{R_s}{r_\pi + R_s}$$

$$R_i = r_\pi$$

$$i_b = i_s \times \frac{R_s}{R_s + R_i}$$

因此，若要將電流訊號放大，則我們希望輸入電流訊號的損耗越小越好!

- $R_s \gg R_i$
- R_i 越小越佳!





Discussions R_o :

考慮輸出為電流訊號 → 使用 Norton's equivalent circuit


Target: i_1

$$i_1 = -g_m v_\pi \times \frac{r_o}{r_o + R_C}$$

$$R_o = r_o$$

$$i_1 = -g_m v_\pi \times \frac{R_o}{R_o + R_C}$$

因此，若要將電流訊號放大，則希望輸出電流訊號的損耗越小越好! → $R_o \gg R_C$
 → R_o 越大越佳!



考慮輸出為電壓訊號 → 使用 Thevenin's equivalent circuit


Target: v_o

$$v_o = (-A \cdot v_\pi) \times \frac{R_C}{r_o + R_C}$$

$$R_o = r_o$$

$$v_o = (-A \cdot v_\pi) \times \frac{R_C}{R_o + R_C}$$

因此，若要將電壓訊號放大，則我們希望輸出電壓訊號的損耗越小越好!
 → $R_o \ll R_C$
 → R_o 越小越佳!




→ R_i 以及 R_o 之值所要設計的大小，和電路處理電流或電壓訊號的放大有關。




Common Emitter (CE) Amplifier with R_E :

假設 DC Analysis 已經完成，下面僅考慮訊號的部分。



求此放大器型態之: R_i , R_o , A_i , A_v

使用 T-model 分析此電路：



假設: 略去 r_o 。($r_o \rightarrow \infty$, 忽略 Early effect)

(合理的假設以簡化問題，但是會有誤差存在)



- (1) 使用『電阻反射』的概念

$$R_i = (\beta + 1) \cdot (r_e + R_E)$$

推導並證明此電阻反射的概念：

$$R_i \equiv \frac{v_i}{i_i} = \frac{i_e(r_e + R_E)}{i_b} = (\beta + 1) \cdot (r_e + R_E)$$

Emitter 端加入 R_E 可大大提高輸入電阻！

(2) $A_i \equiv \frac{i_o}{i_i} = \frac{-\beta \times i_b}{i_b} = -\beta$

(3) $A_v \equiv \frac{v_o}{v_s} = \frac{v_o}{v_i} \cdot \frac{v_i}{v_s} = \left(\frac{v_c}{v_b} \right) \times \left(\frac{v_i}{v_s} \right) = \left(-\alpha \times \frac{R_C}{r_e + R_E} \right) \times \left(\frac{R_i}{R_s + R_i} \right)$

Review: Voltage gain between base and collector $= -\alpha \times \frac{\text{total resistance in C}}{\text{total resistance in E}}$

$$\rightarrow A_v = \left[-\alpha \times \left(\frac{R_C}{r_e + R_E} \right) \right] \times \left[\frac{(\beta + 1) \cdot (r_e + R_E)}{R_s + (\beta + 1) \cdot (r_e + R_E)} \right]$$

$$\rightarrow A_v = -\alpha \frac{(\beta + 1) \cdot R_C}{R_s + (\beta + 1) \cdot (r_e + R_E)}$$

Note: 加 R_E 使 voltage gain 壓低，

但是也使 β 的敏感度降低！ $\leftarrow (\beta + 1) \cdot (r_e + R_E) \gg R_s$

- (4) $R_o = ??$


$$R_o \rightarrow \infty \text{ (略去 } r_o \text{)}$$

$$R_{out} = (R_o \parallel R_C) = R_C$$




Common Base (CB) Amplifier:

假設 DC Analysis 已經完成，僅考慮訊號的部分。



求此放大器型態之: R_i , R_o , A_i , A_v

使用 T-model 分析此電路：



假設: 略去 r_o 。($r_o \rightarrow \infty$, 忽略 Early effect)
 (合理的假設以簡化問題，但是會有誤差存在)



- (1) $R_i = r_e$ (很小)
- (2) $A_i \equiv \frac{i_o}{i_i} = \frac{-\alpha \cdot i_e}{-i_e} = +\alpha \leq 1$
- (3) $A_v \equiv \frac{v_o}{v_s} = \frac{(-\alpha \times i_e) \times R_C}{-i_e \times (r_e + R_s)} = \frac{\alpha \times R_C}{(r_e + R_s)}$

電壓增益仍大，


電壓增益對 β 變化的影響小，但是 **voltage gain “critically” depends on R_s !!**

- (4) $R_o \rightarrow \infty$
 $R_{out} = (R_o \parallel R_C) = R_C$

Common Base 雖然有上述的缺點，但是 CB 的高頻響應是上述幾種放大器中最好的架構！

通常，Common Base 為和 Common Emitter 一起運用。
 如左圖 **Cascode Amplifier** 架構。


提高 amplifier 的頻寬！！






Common Collector (CC) Amplifier: (Emitter Follower)

假設 DC Analysis 已經完成，僅考慮訊號的部分。



求此放大器型態之: R_i, R_o, A_i, A_v

使用 T-model 分析此電路：



(1) 利用『電阻反射』的概念

$$R_i = (\beta + 1) \cdot (r_e + r_o \parallel R_L) \approx (\beta + 1) \cdot R_L \quad (\text{大}) \quad (r_o \gg R_L \gg r_e)$$

$$(2) \quad A_i \equiv \frac{i_o}{i_i} = \frac{(\beta + 1) \times i_b \times \frac{r_o}{r_o + R_L}}{i_b} = (\beta + 1) \frac{r_o}{r_o + R_L} \approx (\beta + 1) \quad (\text{大})$$



$$(3) \quad A_v \equiv \frac{v_o}{v_s} = \left(\frac{v_i}{v_s} \right) \times \left(\frac{v_o}{v_i} \right) = \left[\frac{v_s \times \left(\frac{R_i}{R_i + R_s} \right)}{v_s} \right] \times \left[\frac{v_i \times \left(\frac{r_o \parallel R_L}{r_e + r_o \parallel R_L} \right)}{v_i} \right]$$

$$\rightarrow A_v = \frac{R_i}{R_i + R_s} \times \frac{r_o \parallel R_L}{r_e + r_o \parallel R_L} \approx \frac{(\beta + 1)R_L}{R_s + (\beta + 1)R_L} \times \frac{r_o \parallel R_L}{r_e + r_o \parallel R_L} \quad (<1) \cdot (<1) \Rightarrow <1$$

$$\rightarrow A_v = \frac{(\beta + 1) \times (r_o \parallel R_L)}{R_s + (\beta + 1) \times [r_e + (r_o \parallel R_L)]} < 1 \quad \text{Ⓢ}$$

$$\rightarrow \text{or } A_v = \frac{(r_o \parallel R_L)}{\frac{R_s}{(\beta + 1)} + [r_e + (r_o \parallel R_L)]}$$


Discussions:

電壓增益雖然小於 1，但是
 電壓增益對 β 變化的影響小。
 電壓增益對 R_s 變化的影響小。
 (R_s 可視為前一級 amplifier 的輸出阻抗)

(4) 利用『電阻反射』的概念

$$R_o = \left[\frac{R_s}{(\beta + 1)} + r_e \right] \parallel r_o \approx \left[\frac{R_s}{(\beta + 1)} + r_e \right] \quad \text{Ⓢ} \quad r_o \gg \left[\frac{R_s}{(\beta + 1)} + r_e \right]$$

$$R_{out} = \left[\frac{R_s}{(\beta + 1)} + r_e \right] \parallel r_o \parallel R_L \approx \left[\frac{R_s}{(\beta + 1)} + r_e \right] \parallel R_L \quad r_o \gg \left[\frac{R_s}{(\beta + 1)} + r_e \right]$$



若 R_s 大， R_L 小，

上圖左這種接法， R_s 、 R_L 不匹配，輸入訊號出不來，或衰減的很嚴重！

因此需要一個緩衝級，此緩衝級的特性需要：輸入電阻大，輸出電阻小！

→ 使用 Common Collector amplifier 來當作緩衝級(buffer) → 電路接法如上圖右。

Discussions:

因為 common collector 具有高輸入阻抗，以及低輸出阻抗的特性，因此通常用做輸出級(output stage)，或緩衝器(buffer)使用！




Chapter 3 MOS Field-Effect Transistors (MOSFETs)

- 3.1 Device Structure and Physical Operation**
- 3.2 Current-Voltage Characteristics**
- 3.3 Large-Signal Model (In Saturation Region)**
- 3.4 MOS Circuits at DC**
- 3.5 Biasing in MOS Amplifier Circuits**
- 3.6 Small-Signal Operation and Models**
- 3.7 Single-Stage Discrete-Circuit MOS Amplifiers**
 - 3.7.1 Common-Source (CS) Amplifier**
 - 3.7.2 Common-Gate (CG) Amplifier**
 - 3.7.3 Common-Drain (CD) or Source Follower Amplifier**
- 3.8 Single-Stage Integrated-Circuit MOS Amplifiers**
 - 3.8.1 CS Amplifier with Active Load**
 - 3.8.2 CG Amplifier with Active Load**
 - 3.8.3 IC Source Follower**
- 3.9 Depletion –Type MOSFET**




3.1 Device Structure and Physical Operation

1. MOS (Metal Oxide Semiconductor)




2. Concept:

- a. $I \approx 0$, 利用電壓改變電場，故為 voltage control。(BJT 為 current control)
- b. Body is always connected to V_{SS} . (最負電壓) 故 device 內部的 pn junction 皆為逆偏。
- c. Four terminals device。(BJT is three terminals device)



3. 如何利用改變 gate 電壓讓 MOS 工作？

- a. 增加 gate 電壓，增加電場，改變表面的電子與電洞濃度
- b. 當反轉層(inversion layer)產生的時候，定義此時的 $v_{GS} = V_t$ (t: threshold)。
- c. 當 $v_{GS} \geq V_t$ 時，會在表面產生 n 通道。(induce n-channel)
- d. 僅有 drift current，無 diffusion current。(unipolar)





4. Summary


- a. Voltage control (v_{GS})
- b. Unipolar (單一載子工作)
- c. 僅有 drift current, 無 diffusion current
- d. $R_i = \infty \Rightarrow i_G = 0$
- e. 對稱元件(symmetry device), source 和 drain 濃度相同
- f. 熱穩定性高(thermal stability)。 $T \uparrow \Rightarrow i_D \downarrow$
- g. 產生 n-channel 的 MOS 稱為 NMOS, 反之, 產生 p-channel 的為 PMOS
- h. Enhancement type (增強型): MOS 的通道需額外改變 gate 電壓才能產生
 Depletion type (空乏型): MOS 製作時, 就已經包含通道

5. 如何降低 V_t (threshold voltage)

- a. 增加 ϵ_{ox} / t_{ox}
- b. 增加 source 和 drain region 的濃度(N_D)
- c. 降低 substrate 的濃度(N_A) (改變最明顯)

6. MOS dimension


- a. L: 通道長度 (channel length)
- b. W: 通道寬度 (channel width)






7. Circuit symbol

a. Enhancement type NMOS




b. Enhancement type PMOS





3.2 Current-Voltage Characteristics



1. For $v_{GS} \leq V_t$ Q : cutoff

$$i_D = 0$$

2. For $v_{GS} > V_t$ and $v_{DS} < v_{GS} - V_t$ ($v_{GD} > V_t$)
 \Rightarrow continuous channel Q : triode region

$$i_D = k'_n \left(\frac{W}{L} \right) \left[(v_{GS} - V_t)v_{DS} - \frac{1}{2}v_{DS}^2 \right], k'_n = \mu_n C_{ox}$$

當 v_{DS} 很小的時候，上式可忽略 $\frac{1}{2}v_{DS}^2$ 該項，

則電流可近似為

$$i_D = k'_n \left(\frac{W}{L} \right) (v_{GS} - V_t)v_{DS}$$



$\therefore i_D \propto v_{DS}$ 適用歐姆定律

$\Rightarrow Q$: ohmic region

3. For $v_{GS} > V_t$ and $v_{DS} > v_{GS} - V_t$ ($v_{GD} < V_t$)

\Rightarrow pinched-off channel Q : saturation region

$$i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) (v_{GS} - V_t)^2 \left(1 + \frac{v_{DS}}{V_A} \right)$$






4. Channel length modulation

a. 利用 V_A 來等效表示輸出電流和輸出電壓的關係

b. 令 $\lambda = (V_A)^{-1} \Rightarrow i_D = \frac{1}{2} k_n' \left(\frac{W}{L} \right) (v_{GS} - V_t)^2 (1 + \lambda v_{DS})$

c. 電晶體的輸出阻抗 $r_o = \left(\frac{\partial I_D}{\partial v_{DS}} \right)^{-1} \Big|_{v_{GS}=V_{GS}} = \frac{V_{DS} + V_A}{I_D} \approx \frac{V_A}{I_D}$




V_A : Early voltage



3.3 Large-Signal Model (In Saturation Region)

1. Large-Signal Model

a. r_o 用來 model channel length modulation





3.4 MOS Circuits at DC

1. BJT and MOS DC analysis

a. BJT

- ① 已知： $V_{BE} = 0.7 V$ (constant voltage drop)
- ② 待求： I_B 、 I_C 、 I_E 、and V_{CE}

b. MOSFET

- ① 已知： $I_G = 0 mA$ (input impedance is infinite)
- ② 待求： I_D 、 V_{GS} 、and V_{DS}

Example 1

Design 使得 $I_D = 0.5 mA$ 、 $V_D = 1 V$

Given $V_t = 0.7 V$ 、 $k'_n \left(\frac{W}{L}\right) = 1 mA/V^2$

$$V_A \rightarrow \infty (\lambda = 0)$$

問 $R_D = ?$ 、 $R_S = ?$

Sol:

$$R_D = \frac{V_{DD} - V_D}{I_D} = \frac{3 - 1}{0.5} = 4 k\Omega$$

$$V_G - V_D = 0 - 1 = -1 V < V_t = 0.7 V$$

\therefore pinched-off channel

$\Rightarrow Q$ is in saturation region.

$$I_D = \frac{1}{2} k'_n \frac{W}{L} (V_{GS} - V_t)^2$$


$$\Rightarrow 0.5 = \frac{1}{2} \times 1 (V_{GS} - 0.7)^2$$

$$\Rightarrow V_{OV} = V_{GS} - 0.7 = 1V \quad (-1V \text{ 不合})$$

合)

$$V_{GS} = V_t + V_{OV} = 0.7 + 1 = 1.7 V \quad \therefore V_S = V_G - V_{GS} = 0 - 1.7 = -1.7 V$$

$$R_S = \frac{-1.7 - (-3)}{0.5} = 2.6 k\Omega$$





Example 2

Design 使得 $I_D = 1 \text{ mA}$

Given $V_t = 1 \text{ V}$ 、 $k_n' \left(\frac{W}{L} \right) = 2 \text{ mA/V}^2$ 、 $V_A \rightarrow \infty (\lambda = 0)$

問 $R = ?$ 、此時 $V_D = ?$

Sol:

$$V_{GD} = 0 \text{ V} < V_t = 1 \text{ V}$$

\therefore Q is in saturation region.


$$I_D = \frac{1}{2} k_n' \frac{W}{L} (V_{GS} - V_t)^2$$

$$\Rightarrow 1 = \frac{1}{2} \times 2 (V_{GS} - 1)^2$$

$$\Rightarrow V_{OV} = 1 \text{ V} (-1 \text{ V 不合理})$$

$$\therefore V_{GS} = V_t + V_{OV} = 1 + 1 = 2 \text{ V} = V_D$$

$$R = \frac{V_{DD} - V_D}{I_D} = \frac{5 - 2}{1} = 3 \text{ k}\Omega$$





Example 3

Design 使得 $V_D = 0.1 V$

Given $V_t = 0.5 V$ 、 $k_n' \left(\frac{W}{L} \right) = 1 \text{ mA/V}^2$ 、 $V_A \rightarrow \infty (\lambda = 0)$

問 $R = ?$ 、此時 $r_{DS} = ?$


Sol:

$$V_{GD} = V_G - V_D = 3 - 0.1 = 2.9 V > V_t = 0.5 V$$

$\therefore Q$ is in triode region.

$$I_D = k_n' \left(\frac{W}{L} \right) \left[(V_{GS} - V_t) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

$$\begin{aligned} \Rightarrow I_D &= 1 \times \left[(3 - 0.5) \times 0.1 - \frac{1}{2} (0.1)^2 \right] \\ &= 0.25 - 0.005 = 0.245 \text{ mA} \end{aligned}$$



$$R = \frac{V_{DD} - V_D}{I_D} = \frac{3 - 0.1}{0.245} = 11.8 \text{ k}\Omega$$

$$r_{DS} \cong \frac{V_{DS}}{I_D} = \frac{0.1}{0.245} = 408 \text{ }\Omega$$



Example 4

Given $V_t = 1\text{ V}$, $k'_n \left(\frac{W}{L}\right) = 0.5\text{ mA/V}^2$, $\lambda = 0$

$R_{G1} = 5\text{ M}\Omega$, $R_{G2} = 5\text{ M}\Omega$, $R_D = 6\text{ k}\Omega$, $R_S = 6\text{ k}\Omega$

求：各電位 (V_G , V_S , V_D) 及各電流 (I_G , I_s , I_1 , I_2)

Sol:

$I_G = 0\text{ mA}$

$I_1 = I_2 = \frac{10}{5+5} = 1\text{ }\mu\text{A}$

$V_G = 10 \times \frac{5}{5+5} = 5\text{ V}$

假設 Q is in saturation region

$$\begin{cases} I_D = \frac{1}{2} k'_n \left(\frac{W}{L}\right) (V_{GS} - V_t)^2 \dots (1) \\ V_{GS} = V_G - V_S = 5 - I_D \times 6 \dots (2) \end{cases}$$

$\Rightarrow I_D = 1\text{ mA}$ or $I_D = \frac{4}{9}\text{ mA}$

If $I_D = 1\text{ mA}$, $V_S = 1 \times 6 = 6\text{ V} > V_G = 5\text{ V}$ (不合)

$\therefore I_D = \frac{4}{9}\text{ mA}$


$V_S = \frac{4}{9} \times 6 = 2.67\text{ V} < (V_G - V_t) = 5 - 1 = 4\text{ V}$ (合理)

$V_D = 10 - \frac{4}{9} \times 6 = 7.33\text{ V}$

Check

$V_{GD} = V_G - V_D = 5 - 7.33 = -2.33\text{ V} < V_t = 1\text{ V}$

\therefore Q is in saturation region. (原假設是對的)





Example 5

Design 使得 Q_p in saturation region, $I_D = 1 \text{ mA}$, $V_D = 3 \text{ V}$ (即 $V_{DS} = -2 \text{ V}$)

Given $V_t = -1 \text{ V}$, $k_p' \left(\frac{W}{L} \right) = 2 \text{ mA/V}^2$, $\lambda = 0$

問 $R_D = ?$, $R_{G1} = ?$, $R_{G2} = ?$ 另求 $R_{DMax} = ?$

Sol:

$$R_D = \frac{V_D - 0}{I_D} = \frac{3 - 0}{1} = 3 \text{ k}\Omega$$


$$I_D = \frac{1}{2} k_p' \frac{W}{L} (V_{GS} - V_t)^2$$

$$\Rightarrow 1 = \frac{1}{2} \times 2 \times [V_{GS} - (-1)]^2$$

$$\Rightarrow V_{GS} = -2 \text{ V} \quad (\text{另一解不})$$

合)

$$V_G = V_S + V_{GS} = 5 - 2 = 3 \text{ V}$$



$$\therefore \frac{R_{G1}}{R_{G2}} = \frac{2}{3} \quad \text{Choose } R_{G1} = 2 \text{ M}\Omega, R_{G2} = 3 \text{ M}\Omega$$

另求 R_{DMax} , 而 Q_p 仍工作於飽和區, $I_D = 1 \text{ mA}$

The boundary of saturation region and triode region

$$\Rightarrow |V_{DS}| = |V_{GS} - V_t| \quad \text{or} \quad |V_{GD}| = |V_t|$$

$$\Rightarrow |V_{DS}| = |-2 - (-1)| = 1 \text{ V} \quad \therefore V_{DMax} = 4 \text{ V} \Rightarrow R_{DMax} = \frac{4}{1} = 4 \text{ k}\Omega$$



Example 6

Given $Q_N = Q_P$ (match) $V_{tN} = -V_{tP} = 1\text{ V}$ 、 $k'_n \left(\frac{W}{L}\right)_N = k'_p \left(\frac{W}{L}\right)_P = 2\text{ mA/V}^2$ 、

$$V_{AN} = |V_{AP}| = \infty、R_L = 5\text{ k}\Omega$$

問當(a) $v_I = 0\text{ V}$ 、(b) $v_I = 3\text{ V}$ 時、 $I_{DN} = ?$ 、 $I_{DP} = ?$ 、 $v_O = ?$

Sol:

(a) 當 $v_I = 0\text{ V}$ 時、


$\because Q_N = Q_P$ 由電路具對稱性知 $v_O = 0\text{ V}$

$$I_L = 0$$

$$|V_{GD}| = 0 < |V_t| = 1\text{ V}$$

$\therefore Q$ is in saturation region

$$I_D = \frac{1}{2} k'_n \left(\frac{W}{L}\right) (V_{GS} - V_t)^2$$



$$\Rightarrow I_D = \frac{1}{2} \times 2 \times (3-1)^2 = 4\text{ mA} \quad I_{DN} = I_{DP} = 4\text{ mA}$$

(b) 當 $v_I = 3\text{ V}$ 時、

Q_P 之 $V_{GS} = 0\text{ V}$ 、 $\therefore Q_P$: cut off、 $I_{DP} = 0$

又 $-3 \leq V_D \leq 0$ $\therefore V_{GD} \geq 3\text{ V} > V_t = 1\text{ V}$

$\therefore Q_N$ is in triode region. $\Rightarrow I_{DN} = k'_n \left(\frac{W}{L}\right) \left[(V_{GS} - V_t) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$

另外 Q_P 的 $V_{SG} = 0$ $\therefore Q_P$ off、而 $I_L = -I_{DN}$

假設 $(V_{GS} - V_t) V_{DS} \gg \frac{1}{2} V_{DS}^2$ 即忽略 $\frac{1}{2} V_{DS}^2$ 項、

$$\therefore \begin{cases} I_{DN} = 2 \times (6-1) \times [v_O - (-3)] & \dots(1) \\ I_{DN} = \frac{0 - v_O}{R_L} = \frac{-v_O}{5} & \dots(2) \end{cases} \Rightarrow \begin{cases} I_{DN} = 0.588\text{ mA} \\ v_O = -2.94\text{ V} \approx -3\text{ V} \end{cases}$$

$$I_{DP} = 0\text{ mA}、I_{DN} = 0.588\text{ mA}、v_O = -2.94\text{ V}$$

Check $V_{DS} = v_O - (-3) = -2.94 + 3 = 0.06\text{ V} \ll V_{GS} - V_t = 5\text{ V}$ (原假設是對的)



3.5 Biasing in MOS Amplifier Circuits

The design of MOS DC bias

Design 使得 $I_D = 0.5 \text{ mA}$

Given $V_{tN} = 1 \text{ V}$ 、 $k'_n \left(\frac{W}{L}\right) = 1 \text{ mA/V}^2$ 、 $V_A = \infty$

問 $R_{G1} = ?$ 、 $R_{G2} = ?$ 、 $R_D = ?$ 、 $R_S = ?$

Sol:

$$\text{Choose } V_D = \frac{2}{3}V_{DD} = 10 \text{ V}$$

$$V_S = \frac{1}{3}V_{DD} = 5 \text{ V}$$

$$\Rightarrow R_D = \frac{V_{DD} - V_D}{I_D} = \frac{15 - 10}{0.5} = 10 \text{ k}\Omega$$

$$R_S = \frac{V_S - 0}{I_S} = \frac{5 - 0}{0.5} = 10 \text{ k}\Omega$$


Q is in saturation region

$$I_D = \frac{1}{2}k'_n \left(\frac{W}{L}\right) (V_{GS} - V_t)^2$$

$$\Rightarrow 0.5 = \frac{1}{2} \times 1 \times (V_{GS} - 1)^2 \Rightarrow V_{GS} = 2 \text{ V} \text{ or } V_{GS} = 0 \text{ V (不合)}$$

$$\therefore V_G = V_S + V_{GS} = 5 + 2 = 7 \text{ V} \quad \text{則 } \frac{R_{G1}}{R_{G2}} = \frac{8}{7}$$

Choose $R_{G1} = 8 \text{ M}\Omega$ 、 $R_{G2} = 7 \text{ M}\Omega$



*Discussion

a. Choose voltage drop across each of R_D 、 V_{DS} 、 R_S 為 $\frac{1}{3}V_{DD}$

b. $V_D = 10 \text{ V}$ ，則輸出訊號大小限制為

① Maximum positive signal swing :

$$V_{D_{\max}} - V_D = V_{DD} - V_D = 15 - 10 = 5 \text{ V}$$

② Maximum negative signal swing :

$$V_D - V_{D_{\min}} = V_D - (V_G - V_t) = 10 - (7 - 1) = 4 \text{ V}$$



c. 工作點穩定性

假設電晶體的 V_t 改為 $1.5 V$ ，則 I_D 變成？


$$V_G = V_{DD} \times \frac{R_{G2}}{R_{G1} + R_{G2}} = 7 V \quad (\text{fixed})$$

$$\begin{cases} I_D = \frac{1}{2} \times 1 \times (V_{GS} - 1.5)^2 & \dots(1) \\ V_G = 7 = V_{GS} + V_S = V_{GS} + I_D R_D & \dots(2) \end{cases} \Rightarrow I_D = 0.455 \text{ mA}$$


$$\Delta I_D = 0.455 - 0.5 = -0.045 \text{ mA} \quad (9\% \text{ 的誤差})$$

其他典型 discrete circuit 偏壓電路

a. 兩個 power supply



b. Gate-drain self-bias





Current mirror (電流鏡)


a. $Q_1 = Q_2$

$$\Rightarrow \begin{cases} V_{t1} = V_{t2} = V_t \\ k'_{n1} = k'_{n2} = k'_n \\ \vdots \end{cases}$$

b. Q_1 : saturation $\because V_{GD} = 0$

c. Q_2 : saturation if $V_{DS2} > V_{GS2} - V_t$

d. $V_{GS1} = V_{DS1} = V_{GS2} = V_{GS}$
and $V_{DS2} = V_O$



e.
$$\begin{cases} I_{D1} = I_{REF} = \frac{1}{2} k'_n \left(\frac{W}{L} \right)_1 (V_{GS} - V_t)^2 \dots (1) \\ I_{D1} = I_{REF} = \frac{V_{DD} - V_{GS}}{R} \dots (2) \end{cases}$$

f.
$$I_O = I_{REF} \frac{\left(\frac{W}{L} \right)_2}{\left(\frac{W}{L} \right)_1}$$

g. 電流源的輸出電阻 $r_o = \frac{\Delta V_O}{\Delta I_O} = \frac{V_A + V_{DS}}{I_O} \approx \frac{V_A}{I_O}$

h. Current source 由 PMOS 組成；current sink 由 NMOS 組成。



Example

Design 使得 $I_{REF} = 100 \mu A$

Given $V_{DD} = 3 V$ 、 $Q_1 = Q_2$ 、 $V_t = 0.7 V$ 、 $V'_A = 20 V/\mu m$ 、 $k'_n = 200 \mu A/V^2$ 、

$$L = 1 \mu m \text{、} W = 10 \mu m$$

問 (a) $R = ?$ 、 $r_{o2} = ?$ ； (b) 若 $\Delta V_o = 1 V$ ，則 $\Delta I_o = ?$

Sol

(a)

$$I_{D1} = \frac{1}{2} k'_n \left(\frac{W}{L} \right)_1 (V_{GS} - V_t)^2$$

$$\Rightarrow 100 = \frac{1}{2} \times 200 \times \frac{10}{1} \times (V_{GS} - V_t)^2$$

$$\Rightarrow V_{OV} = 0.316 V$$



$$\therefore V_{GS} = V_t + V_{OV}$$

$$= 0.7 + 0.316 = 1 V$$

$$\therefore R = \frac{V_{DD} - V_{GS}}{I_{REF}} = \frac{3 - 1}{0.1} = 20 k\Omega$$

$$r_{o2} = \frac{V_A}{I_{O2}} = \frac{V'_A \times L}{I_{O2}}$$

$$= \frac{20 \times 1}{0.1} = 200 k\Omega$$



(b)

$$r_{o2} = \frac{\Delta V_{O2}}{\Delta I_{O2}} = \frac{1}{\Delta I_{O2}} = 200 k\Omega \Rightarrow \Delta I_{O2} = 5 \mu A$$

即若 V_o 增加 $1 V$ ，則 I_{O2} 由原 $I_{REF} = 100 \mu A$ 增加 $5 \mu A$



3.6 Small-Signal Operation and Models

1. Concept of MOS small-signal model

a. 令 $i_D \equiv I_D + i_d$ $i_D = \frac{1}{2} k_n' \left(\frac{W}{L} \right) [(V_{GS} + v_{gs}) - V_t]^2$

$$\Rightarrow i_D = \frac{1}{2} k_n' \left(\frac{W}{L} \right) [(V_{GS} - V_t)^2 + 2(V_{GS} - V_t)v_{gs} + v_{gs}^2]$$

$$i_D \approx \frac{1}{2} k_n' \left(\frac{W}{L} \right) [(V_{GS} - V_t)^2 + 2(V_{GS} - V_t)v_{gs}] \quad \text{when } v_{gs} \ll 2(V_{GS} - V_t)$$


rewrite $i_D = \frac{1}{2} k_n' \left(\frac{W}{L} \right) [(V_{GS} - V_t)^2 + 2(V_{GS} - V_t)v_{gs}] = I_D + i_d$

$$\therefore i_d = k_n' \left(\frac{W}{L} \right) (V_{GS} - V_t) v_{gs} = g_m v_{gs} \quad \text{where } g_m \equiv k_n' \left(\frac{W}{L} \right) (V_{GS} - V_t)$$

b. 直接微分

$$g_m \equiv \frac{i_d}{v_{gs}} = \left. \frac{\partial i_D}{\partial v_{GS}} \right|_{v_{GS}=V_{GS}} = k_n' \left(\frac{W}{L} \right) (V_{GS} - V_t)$$

2. Small-signal model



a. $g_m = k_n' \left(\frac{W}{L} \right) (V_{GS} - V_t)$ and $r_o = \frac{V_A}{I_D}$

b. $g_m = k_n' \left(\frac{W}{L} \right) (V_{GS} - V_t) = \sqrt{2k_n' \left(\frac{W}{L} \right) I_D} = \frac{2I_D}{(V_{GS} - V_t)}$

c. 由 b. 可知

① $g_m \propto (V_{GS} - V_t)$

② $g_m \propto \sqrt{I_D}$

③ $g_m \propto \frac{W}{L}$




3. Comparison with MOS and BJT


	MOS	BJT
g_m	$g_m = \frac{I_D}{(V_{GS} - V_t)/2}$ 較小	$g_m = \frac{I_D}{V_T}$ 較大
r_{in}	$r_{in} \rightarrow \infty$ 較大	r_{in} 較小
IC 製作	面積小，製程簡單	面積大，製程複雜
熱穩定性	$T \uparrow \Rightarrow \mu_n \downarrow \Rightarrow I_D \downarrow$ $T \uparrow \Rightarrow V_t \downarrow \Rightarrow I_D \uparrow$ total $T \uparrow \Rightarrow I_D \downarrow$	$T \uparrow \Rightarrow I_C \uparrow$

4.


a. Hybrid- π model



b. T model



5. Body effect in small-signal model




a. $g_{mb} = \chi g_m$ where $\chi = 0.1 \sim 0.2$



3.7 Single-Stage Discrete-Circuit MOS Amplifiers

1. Definition



a. Input resistance $R_{in} \equiv \frac{v_i}{i_i}$

b. Input resistance with no load $R_i \equiv \left. \frac{v_i}{i_i} \right|_{R_L=\infty}$

c. Voltage gain $A_v \equiv \frac{v_o}{v_i}$


d. Open-circuit voltage gain $A_{vo} \equiv \left. \frac{v_o}{v_i} \right|_{R_L=\infty}$

e. Overall voltage gain $G_v \equiv \frac{v_o}{v_{sig}}$

f. Overall open-circuit voltage gain $G_{vo} \equiv \left. \frac{v_o}{v_{sig}} \right|_{R_L=\infty}$

g. Output resistance $R_{out} \equiv \left. \frac{v_x}{i_x} \right|_{v_{sig}=0}$



h. Output resistance of amplifier proper $R_o \equiv \left. \frac{v_x}{i_x} \right|_{v_i=0} = R_{out} \Big|_{R_{sig}=0}$






3.7.1 Common-Source (CS) Amplifier

1. Conventional CS amplifier



↓ 小訊號電路簡化



a. $R_{in} = R_i = R_G$

b. $A_v = \frac{v_o}{v_i} = -g_m (r_o \parallel R_D \parallel R_L) = -\frac{(r_o \parallel R_D \parallel R_L)}{1/g_m} = -\frac{\text{total resistance in drain}}{\text{total resistance in source}}$

$A_{v_o} = A_v |_{R_L=\infty} = -g_m (r_o \parallel R_D)$





$$c. G_v = \frac{v_o}{v_{sig}} = \frac{v_o}{v_i} \times \frac{v_i}{v_{sig}} = -g_m (r_o \parallel R_D \parallel R_L) \frac{R_G}{R_{sig} + R_G}$$


$$G_{vo} = G_v|_{R_L=\infty} = -g_m (r_o \parallel R_D) \frac{R_G}{R_{sig} + R_G}$$

$$d. R_{out} = R_o = (r_o \parallel R_D)$$

2. CS amplifier with source degeneration (R_S)



↓ 小訊號電路簡化



a. $R_{in} = R_i = R_G$

b.
$$A_v = \frac{v_o}{v_i} = \frac{-g_m v_{gs} (R_D \parallel R_L)}{v_i} = -g_m (R_D \parallel R_L) \frac{1}{1 + g_m R_S} = -\frac{R_D \parallel R_L}{1/g_m + R_S}$$


$$A_{v_o} = A_v \Big|_{R_L = \infty} = -g_m R_D \frac{1}{1 + g_m R_S}$$


c.
$$G_v = \frac{v_o}{v_{sig}} = \frac{v_o}{v_i} \times \frac{v_i}{v_{sig}} = -g_m (R_D \parallel R_L) \frac{1}{1 + g_m R_S} \times \frac{R_G}{R_{sig} + R_G}$$

$$G_{v_o} = G_v \Big|_{R_L = \infty} = -g_m R_D \frac{1}{1 + g_m R_S} \times \frac{R_G}{R_{sig} + R_G}$$


d. 上面的推導，皆假設 r_o 相對於其他電阻非常大，即忽略其效應

3. CS amplifier with negative feedback (R_G)





↓ 小訊號電路簡化



Given $V_t = 1.5\text{ V}$ 、 $k'_n \left(\frac{W}{L}\right) = 0.25\text{ mA/V}^2$ $V_A = 50\text{ V}$ ($\lambda = 0.02\text{ 1/V}$)

$R_D = 10\text{ k}\Omega$ 、 $R_L = 10\text{ k}\Omega$ 、 $R_G = 10\text{ M}\Omega$ 、 $V_{DD} = 15\text{ V}$

問 $R_{in} = ?$ 、 $R_{out} = ?$ 、 $A_v = ?$

Sol

1. DC analysis

$V_{GD} = 0 < V_t$ $\therefore Q$ is in saturation region

$$\Rightarrow \begin{cases} I_D = \frac{1}{2} k'_n \left(\frac{W}{L}\right) (V_{GS} - V_t)^2 \\ V_{GS} = V_{DS} = V_{DD} - I_D R_D \end{cases} \Rightarrow \begin{cases} I_D = \frac{1}{2} \times 0.25 \times (V_{GS} - 1.5)^2 \dots (1) \\ V_{GS} = 15 - I_D \times 10 \dots (2) \end{cases}$$

$$\Rightarrow \begin{cases} I_D = 1.06\text{ mA} \\ V_{GS} = 4.4\text{ V} \end{cases}$$

2. AC analysis

$\therefore g_m = k'_n \left(\frac{W}{L}\right) (V_{GS} - V_t) = 0.725\text{ mA/V}$

$R_{in} = \frac{v_i}{i_i} = \frac{v_i}{(v_i - v_o)/R_G} = \frac{R_G}{1 - v_o/v_i} = \frac{R_G}{1 - A_v}$ (Miller's theorem)



$$A_v = \frac{v_o}{v_i} \approx \frac{-g_m v_{gs} (r_o \parallel R_D \parallel R_L)}{v_i} = -g_m (r_o \parallel R_D \parallel R_L) = -3.3 \text{ V/V}$$

$$\therefore R_{in} = \frac{R_G}{1 - A_v} = 2.33 \text{ M}\Omega$$

$$R_{out} = r_o \parallel R_D \parallel R_L = 8.24 \text{ k}\Omega$$

3. 在此電路中， $R_i = R_{in} \Big|_{R_L=\infty} = \frac{R_G}{1 + g_m (r_o \parallel R_D)} \neq R_{in}$



$$R_o = R_{out} \Big|_{R_{sig}=0} = R_{out} \quad \because R_{sig} = 0$$

4.


- a. Unilateral：輸入端不受輸出端影響
- b. Non-unilateral：輸入端受輸出端影響，電路具有 internal feedback



3.7.2 Common-Gate (CG) Amplifier



↓ 小訊號電路簡化



a. $R_{in} = R_i = \frac{1}{g_m}$

b. $A_v = \frac{v_o}{v_i} = \frac{-g_m v_{gs} (R_D \parallel R_L)}{v_i} = g_m (R_D \parallel R_L) \quad (v_{gs} = -v_i)$

$A_{vo} = A_v|_{R_L=\infty} = g_m R_D$

c. $G_v = \frac{v_o}{v_{sig}} = \frac{v_o}{v_i} \times \frac{v_i}{v_{sig}} = g_m (R_D \parallel R_L) \frac{1/g_m}{1/g_m + R_{sig}} = g_m (R_D \parallel R_L) \frac{1}{1 + g_m R_{sig}}$



$G_{vo} = G_v|_{R_L=\infty} = g_m R_D \frac{1}{1 + g_m R_{sig}}$

d. $R_{out} = R_o = R_D$


e. 上面的推導，皆假設 r_o 相對於其他電阻非常大，即忽略其效應



3.7.3 Common-Drain (CD) or Source Follower Amplifier



↓ 小訊號電路簡化





a. $R_{in} = R_i = R_G$

b. $A_v = \frac{v_o}{v_i} = \frac{(r_o \parallel R_L)}{1/g_m + (r_o \parallel R_L)}$

$$A_{vo} = A_v|_{R_L=\infty} = \frac{r_o}{1/g_m + r_o}$$

c. $G_v = \frac{v_o}{v_{sig}} = \frac{v_o}{v_i} \times \frac{v_i}{v_{sig}} = \frac{(r_o \parallel R_L)}{1/g_m + (r_o \parallel R_L)} \times \frac{R_G}{R_{sig} + R_G}$

$$G_{vo} = G_v|_{R_L=\infty} = \frac{r_o}{1/g_m + r_o} \times \frac{R_G}{R_{sig} + R_G}$$

d. $R_{out} = R_o = \left(r_o \parallel \frac{1}{g_m} \right) \approx \frac{1}{g_m}$




3.8 Single-Stage Integrated-Circuit MOS Amplifiers

1. Property


- a. 考慮 r_o 和 body effect
- b. 使用主動元件當負載。(Active load)

2. Three basic amplifier configuration


- a. Common-source amplifier (CS)



- b. Common-gate amplifier (CG)




- c. Common-drain amplifier (CD) or source follower





3.8.1 CS Amplifier with Active Load



a. $R_{in} = R_i = \infty$

b. $A_v = \frac{v_o}{v_i} = -g_m (r_{o1} \parallel r_{o2})$

$A_{vo} = A_v |_{R_L = \infty} = -g_m r_{o1}$

c. $G_v = A_v = -g_m (r_{o1} \parallel r_{o2})$

$G_{vo} = G_v |_{R_L = \infty} = -g_m r_{o1}$

d. $R_{out} = R_o = (r_{o1} \parallel r_{o2})$

e. $I_{REF} = I_{D1} = I_{D2}$


if $I_{REF} \uparrow$ for discrete circuit $A_v \approx -g_m R_D \uparrow \quad \because g_m \propto \sqrt{I_D}$

for IC $A_v \approx -g_m r_o \downarrow \quad \because g_m \propto \sqrt{I_D} \cdot r_o \propto I_D^{-1} \Rightarrow A_v \propto 1/\sqrt{I_D}$



1. Input and output voltage range


a. Output characteristic curve



① $V_{OA} = v_{Omax} = V_{DD} - (v_{SG2} - |V_{tP}|)$ if $v_O > v_{Omax} \Rightarrow Q_2 : \text{triode}$

② $V_{OB} = v_{Omin} = v_I - V_{tN}$ if $v_O < v_{Omin} \Rightarrow Q_1 : \text{triode}$

b. Voltage transfer characteristic



	v_I 範圍	MOS 狀態
Region I	$v_I < V_{tN}$	$Q_1 : \text{cutoff}$ $Q_2 : \text{triode}$
Region II	$V_{tN} < v_I < V_{LA}$	$Q_1 : \text{saturation}$ $Q_2 : \text{triode}$
Region III	$V_{LA} < v_I < V_{IB}$	$Q_1 : \text{saturation}$ $Q_2 : \text{saturation}$
Region IV	$V_{IB} < v_I$	$Q_1 : \text{triode}$ $Q_2 : \text{saturation}$



2. Example 1

Given $V_{IN} = |V_{IP}| = 0.6 \text{ V}$ 、 $k'_n = \mu_n C_{ox} = 200 \mu\text{A}/\text{V}^2$ 、 $k'_p = \mu_p C_{ox} = 65 \mu\text{A}/\text{V}^2$

Q_N 、 Q_P : $L = 0.4 \mu\text{m}$ 、 $W = 4 \mu\text{m}$ 、 $V_{AN} = 20 \text{ V}$ 、 $|V_{AP}| = 10 \text{ V}$

問 $A_v = ?$ 、 $V_{IA} = ?$ 、 $V_{IB} = ?$ 、 $V_{OA} = ?$ 、 $V_{OB} = ?$ 、

large-signal voltage gain = ?

Sol

假設 Q_1 、 Q_2 are in saturation region


$$A_v = -g_{m1}(r_{o1} \parallel r_{o2})$$

$$g_{m1} = \sqrt{2k'_n \left(\frac{W}{L}\right) I_{REF}} = 0.63 \text{ mA/V}$$

$$r_{o1} = \frac{V_{AN}}{I_{REF}} = \frac{20}{0.1} = 200 \text{ k}\Omega$$

$$r_{o2} = \frac{V_{AP}}{I_{REF}} = \frac{10}{0.1} = 100 \text{ k}\Omega$$

$$\Rightarrow A_v = -g_{m1}(r_{o1} \parallel r_{o2}) = -42 \text{ V/V}$$



$$V_{OA} = V_{DD} - (V_{SG3} - |V_{IP}|) = V_{DD} - V_{OV3}$$

$$\Rightarrow I_{REF} = \frac{1}{2} k'_p \left(\frac{W}{L}\right)_3 (V_{OV3})^2 \left(1 + \frac{V_{SD3}}{V_{AP}}\right)$$

$$\Rightarrow 0.1 = \frac{1}{2} 65 \left(\frac{4}{0.4}\right) (V_{OV3})^2 \left(1 + \frac{V_{OV3} + 0.6}{10}\right) \quad V_{SD3} = V_{SG3} = V_{OV3} + 0.6$$

可得 $V_{OV3} \approx 0.53 \text{ V}$

$$\Rightarrow V_{SG3} = V_{OV3} + |V_{IP}| = 0.6 + 0.53 = 1.13 = V_{SG2}$$

$$V_{OA} = V_{DD} - (V_{SG} - |V_{IP}|) = V_{DD} - V_{OV3} = 3 - 0.53 = 2.47 \text{ V}$$

又 $I_{D1} = I_{D2}$ 且在 region III 時 Q_1 、 Q_2 are in saturation region

$$\Rightarrow \frac{1}{2} k'_n \left(\frac{W}{L}\right)_1 (v_I - V_{IN})^2 \left(1 + \frac{V_{DS1}}{V_{AN}}\right) = \frac{1}{2} k'_p \left(\frac{W}{L}\right)_2 (V_{SG2} - |V_{IP}|)^2 \left(1 + \frac{V_{SD2}}{|V_{AP}|}\right)$$



$$\Rightarrow \frac{1}{2} 100 \left(\frac{4}{0.4} \right) (v_I - 0.6)^2 \left(1 + \frac{v_O}{20} \right) = \frac{1}{2} 65 \left(\frac{4}{0.4} \right) (1.13 - 0.6)^2 \left(1 + \frac{3 - v_O}{10} \right)$$

$$\Rightarrow 8.55 \times (v_I - 0.6)^2 = \frac{1 - 0.08 \times v_O}{1 + 0.05 \times v_O}$$

$$\Rightarrow 8.55 \times (v_I - 0.6)^2 = 1 - 0.13 \times v_O \quad \because \frac{1 - 0.08 \times v_O}{1 + 0.05 \times v_O} \approx 1 - 0.13 \times v_O$$

$$\Rightarrow v_O = 7.69 - 65.77 \times (v_I - 0.6)^2$$

在 A 點的時候 $v_O = V_{OA} = 2.47 \text{ V}$

$$\Rightarrow V_{IA} = 0.88 \text{ V}$$

在 B 點的時候 $V_{OB} = V_{IB} - V_{IN} = V_{IB} - 0.6$

$$\Rightarrow V_{IB} = 0.93 \text{ V} \text{ 、 } V_{OB} = 0.33 \text{ V}$$


Large-signal voltage gain

$$\frac{\Delta v_o}{\Delta v_i} = \frac{0.33 - 2.47}{0.93 - 0.88} = -42.8 \text{ V/V}$$

⇒ 大訊號的增益和小訊號的增益大約相等。



3.8.2 CG Amplifier with Active Load



a.
$$R_{in} = \frac{r_o + R_L}{1 + (g_m + g_{mb})r_o}$$

$$R_i = R_{in}|_{R_L=\infty} = \infty$$

b.
$$A_v = \frac{v_o}{v_i} = \frac{R_L}{R_{in}} = R_L \times \frac{[(g_m + g_{mb})r_o + 1]}{r_o + R_L} = A_{vo} \times \frac{R_L}{r_o + R_L}$$

$$A_{vo} = (g_m + g_{mb})r_o + 1$$

c.
$$G_v = \frac{v_o}{v_{sig}} = \frac{R_L}{R_s + R_{in}} = A_{vo} \frac{R_L}{R_L + r_o + A_{vo}R_s}$$

$$G_{vo} = G_v|_{R_L=\infty} = A_{vo}$$


d.
$$R_{out} = R_s + r_o + (g_m + g_{mb})R_s r_o = r_o + [1 + (g_m + g_{mb})r_o]R_s = r_o + A_v R_s$$

$$R_o = r_o$$

e. 特性 R_i 小 R_o 大 \Rightarrow 可做 current buffer



3.8.3 IC Source Follower



- $R_{in} = R_i = \infty$
- $$A_v = \frac{v_o}{v_i} = \frac{g_m R'_L}{1 + g_m R'_L} = \frac{R'_L}{1/g_m + R'_L} < 1 \quad \text{where } R'_L = R_L \parallel r_o \parallel \frac{1}{g_{mb}}$$

$$A_{vo} = A_v|_{R_L=\infty} = \frac{g_m r_o}{1 + (g_m + g_{mb})r_o} \approx \frac{g_m}{g_m + g_{mb}} = \frac{1}{1 + \chi} \approx 0.8 \sim 0.9$$
- $$G_v = A_v = \frac{g_m R'_L}{1 + g_m R'_L}$$


$$G_{vo} = A_{vo} \approx \frac{g_m}{g_m + g_{mb}} = \frac{1}{1 + \chi}$$
- $$R_{out} = R_o = \left(\frac{1}{g_m + g_{mb}} \right) \parallel r_o \approx \frac{1}{g_m + g_{mb}} = \frac{1}{g_m(1 + \chi)}$$
- 特性 R_i 大 R_o 小 \Rightarrow 可做 voltage buffer



3.9 Depletion –Type MOSFET

此處以 NMOS 為例

◎ enhancement type 原先無通道 $V_t > 0$



$$V_{GS} \leq V_t, \text{cutoff}, i_D = i_S = 0$$

$$V_{GS} > V_t, Q \text{ conducting}$$

$$(a) \text{ triode: } V_{DS} < V_{GS} - V_t \quad (V_{GD} > V_t)$$


$$i_D = k'_n \left(\frac{w}{L} \right) \left[(V_{GS} - V_t) V_{DS} - \frac{1}{2} (V_{GS} - V_t)^2 \right]$$

$$(b) \text{ saturation: } V_{DS} \geq V_{GS} - V_t \quad (V_{GD} \leq V_t)$$

$$i_D = \frac{1}{2} k'_n \left(\frac{w}{L} \right) (V_{GS} - V_t)^2$$

◎ depletion type 原先有通道 $V_t < 0$

設 $V_t = -4V$



$$V_{GS} \leq V_t, \text{cutoff}, i_D = i_S = 0$$

$$V_{GS} > V_t, Q \text{ conducting}$$


$$(a) \text{ triode: } V_{DS} < V_{GS} - V_t = V_{GS} + |V_t|$$


$$i_D = k'_n \left(\frac{w}{L} \right) \left[(V_{GS} - V_t) V_{DS} - \frac{1}{2} (V_{GS} - V_t)^2 \right]$$

$$(b) \text{ saturation: } V_{DS} \geq V_{GS} - V_t$$



$$i_D = \frac{1}{2} k'_n \left(\frac{w}{L} \right) (V_{GS} - V_t)^2$$

同 enhancement type 公式，但要注意 $V_t < 0$





◎ 可否取代電流鏡？



$$A_v = \frac{V_o}{V_i} = -gm_1 \left(r_{o1} \parallel r_{o2} \parallel \frac{1}{g_{mb2}} \right) \approx -\frac{gm_1}{g_{mb2}}$$




Chapter 4 Operational Amplifiers (Op-Amps)

- 4.1 The Ideal Op-Amp**
- 4.2 The Inverting Configuration**
- 4.3 The Noninverting Configuration**
- 4.4 Difference Amplifiers**
- 4.5 DC Imperfection**
- 4.6 Integrators and Differentiators**



4.1 The Ideal Op-Amp

1. Circuit symbol and terminals




- a. Terminal 1: inverting input terminal
- b. Terminal 2: noninverting input terminal
- c. Terminal 3: output terminal
- d. Terminal 4(5): positive (negative) power supply terminal

2. Differential signal and common-mode signal:

- a. $v_{id} \equiv v_2 - v_1$ differential input signal
- b. $v_{icm} \equiv \frac{1}{2}(v_1 + v_2)$ common-mode input signal

$$c. \begin{cases} v_{id} = v_2 - v_1 \\ v_{icm} = \frac{1}{2}(v_2 + v_1) \end{cases} \Rightarrow \begin{cases} v_1 = v_{icm} - \frac{v_{id}}{2} \\ v_2 = v_{icm} + \frac{v_{id}}{2} \end{cases}$$

3. Ideal op-amp



$$\frac{v_O}{v_S} = A \times \frac{R_i}{R_S + R_i} \times \frac{R_L}{R_o + R_L} \quad \text{電壓增益被 } R_i \text{ 和 } R_o \text{ 影響。 Non-ideal}$$




Ideal op-amp:

- a. Input impedance = ∞ $\Rightarrow R_i = \infty$
- b. Output impedance = 0 $\Rightarrow R_o = 0$
- c. Open loop gain = ∞ $\Rightarrow A_d = \infty$
- d. Common-mode gain = 0 $\Rightarrow A_{cm} = 0$ (infinite common-mode rejection)
- e. Bandwidth = ∞



4.2 The Inverting Configuration



1. Ideal op-amp

a. voltage gain $G \equiv \frac{v_O}{v_I} = -\frac{R_2}{R_1}$

$$v_2 - v_1 = \frac{v_O}{A_d} = 0 \quad (\because A_d = \infty) \Rightarrow v_2 = v_1 \text{ (虚拟短路)}$$


$$i_1 = \frac{v_I}{R_1} = i_2$$

$$v_O = -i_2 R_2 = -\frac{v_I}{R_1} R_2 \Rightarrow \frac{v_O}{v_I} = -\frac{R_2}{R_1} \text{ (inverting)}$$

b. $R_i = R_1$

c. $R_o = 0$

d.



2. Finite A_d


a. voltage gain $G \equiv \frac{v_O}{v_I} = -\frac{R_2/R_1}{1 + (1 + R_2/R_1)/A_d}$



$$\begin{cases} v_o = -i_2 R_2 + v_1 \cdots (1) \\ v_I = i_1 R_1 + v_1 \cdots (2) \\ i_1 = i_2 \cdots (3) \\ v_1 = \frac{-v_o}{A_d} \cdots (4) \end{cases} \Rightarrow \frac{v_o}{v_I} = -\frac{R_2/R_1}{1 + (1 + R_2/R_1)/A_d}$$

b. $R_i = R_1 + \frac{R_2}{A_d + 1}$

3. T-network



a. voltage gain $G \equiv \frac{v_o}{v_I} = -\frac{R_2}{R_1} \left(1 + \frac{R_4}{R_2} + \frac{R_4}{R_3} \right)$

① $i_1 = \frac{v_I}{R_1}$

② $i_2 = i_1 = \frac{v_I}{R_1}$

③ $v_x = 0 - i_2 R_2 = -\frac{R_2}{R_1} v_I$

④ $i_3 = \frac{0 - v_x}{R_3} = \frac{R_2}{R_1 R_3} v_I$

⑤ $i_4 = i_2 + i_3 = \frac{v_I}{R_1} + \frac{R_2}{R_1 R_3} v_I$

⑥ $v_o = v_x - i_4 R_4$

$\Rightarrow \frac{v_o}{v_I} = -\frac{R_2}{R_1} \left(1 + \frac{R_4}{R_2} + \frac{R_4}{R_3} \right)$



b.

Design 使得 $R_i = 1 \text{ M}\Omega$, $G = -100$

Given 各 $R \leq 1 \text{ M}\Omega$

Sol:


$$R_i = R_1 = 1 \text{ M}\Omega$$

$$\text{Let } R_2 = R_4 = 1 \text{ M}\Omega$$

$$\text{则 } G = -100 = -\frac{1}{1} \left(1 + \frac{1}{1} + \frac{1}{R_3} \right) \Rightarrow R_3 = 10.2 \text{ k}\Omega$$

4. Application

a. Weighted summer



$$i = i_1 + i_2 + \dots + i_n = \frac{v_1}{R_1} + \frac{v_2}{R_2} + \dots + \frac{v_n}{R_n}$$


$$\Rightarrow v_O = -i \times R_f = -\left(\frac{R_f}{R_1} v_1 + \frac{R_f}{R_2} v_2 + \dots + \frac{R_f}{R_n} v_n \right)$$

If $R_1 = R_2 = \dots = R_n$

$$\Rightarrow v_O = -\frac{R_f}{R_1} (v_1 + v_2 + \dots + v_n)$$




b. Weighted summer with weighting factors of both signs



$$v_o = v_1 \left(\frac{R_a}{R_1} \right) \left(\frac{R_c}{R_b} \right) + v_2 \left(\frac{R_a}{R_2} \right) \left(\frac{R_c}{R_b} \right) - v_3 \left(\frac{R_c}{R_3} \right) - v_4 \left(\frac{R_c}{R_4} \right)$$



4.3 The Noninverting Configuration



1. Ideal op-amp

a. voltage gain $G \equiv \frac{v_O}{v_I} = 1 + \frac{R_2}{R_1}$

$$v^+ - v^- = \frac{v_O}{A_d} = 0 \quad (\because A_d = \infty) \Rightarrow v^+ = v^- = v_I \quad (\text{虚拟短路})$$


$$i_1 = \frac{v_I}{R_1} = i_2$$

$$v_O = v_I + i_2 R_2 = v_I + \frac{R_2}{R_1} v_I \Rightarrow \frac{v_O}{v_I} = 1 + \frac{R_2}{R_1} \quad (\text{noninverting})$$

b. $R_i = \infty$

c. $R_o = 0$

d.




2. Finite A_d

a. voltage gain $G \equiv \frac{v_O}{v_I} = -\frac{1 + \frac{R_2}{R_1}}{1 + \left(1 + \frac{R_2}{R_1}\right) / A_d}$

b. $R_i = \infty$




3. Unit gain buffer



a. $A_d = \infty \Rightarrow v_O = v_I$

b. Finite $A_d \Rightarrow v_O = \frac{A_d}{A_d + 1} v_I$ 或 $\frac{v_O}{v_I} = \frac{1}{1 + 1/A_d}$


4. Negative impedance converter



$$R_i = -\frac{R_1}{R_2} \cdot R \quad (\text{負電阻})$$



4.4 Difference Amplifiers




1. Use superposition

a. Differential voltage gain

$$v_O = -\frac{R_2}{R_1} v_{I1} + \left(\frac{R_4}{R_3 + R_4} \right) \left(\frac{R_1 + R_2}{R_1} \right) v_{I2}$$

$$\text{Let } \frac{R_2}{R_1} = \left(\frac{R_4}{R_3 + R_4} \right) \left(\frac{R_1 + R_2}{R_1} \right) \Rightarrow \frac{R_1}{R_2} = \frac{R_3}{R_4} \text{ 或 } R_1 = R_3, R_2 = R_4$$

$$\text{then } v_O = \frac{R_2}{R_1} (v_{I2} - v_{I1})$$



b. Common-mode gain


$$v_O = \frac{R_4}{R_3 + R_4} \left(1 - \frac{R_2 R_3}{R_1 R_4} \right) v_{Icm}$$

$$\text{Let } \frac{R_1}{R_2} = \frac{R_3}{R_4} \Rightarrow \frac{v_O}{v_{Icm}} = 0 \Rightarrow A_{cm} = 0$$

c. $R_{i1} = R_1 \neq R_{i2} = R_3 + R_4$ (輸入阻抗不一樣)

d. $R_{id} = 2R_1$ ($R_1 = R_3$)

2. Instrumentation amplifier




a. $A_d \equiv \frac{v_O}{v_{Id}} = \frac{R_4}{R_3} \left(1 + \frac{R_2}{R_1} \right)$

b. $R_i = \infty$

c. 第一級會將 v_{Icm} 放大 $\left(1 + \frac{R_2}{R_1} \right)$ 倍，容易導致電路飽和。 $\Rightarrow CMRR \downarrow$



3. Improved instrumentation amplifier design



a.
$$A_d \equiv \frac{v_O}{v_{Id}} = \frac{R_4}{R_3} \left(1 + \frac{R_2}{R_1} \right)$$

b. $R_i = \infty$


c. 當 $v_{I1} = v_{I2} = v_{Icm}$ ，將沒有電流流過 $2R_1$ ，第一級將不放大 v_{Icm} ，使得 $v_O = 0$
 $\Rightarrow CMRR \rightarrow \infty$

d. 可利用改變 R_1 ，改變電路差動增益

4.5 DC Imperfection


1. Definition

- Output offset voltage: 當輸入端皆接地時，在輸出端的電壓。
- Input offset voltage (V_{OS}): 使得輸出電壓為 0 的時候，輸入端電壓的差異值，但正負相反。



c. Input offset voltage drift $= \frac{\Delta V_{OS}}{\Delta T}$

d. Offset-nulling terminal:




e. Input offset current (I_{OS}): $I_{OS} \equiv I_{B1} - I_{B2} |_{v_O=0}$


f. Input offset current drift $= \frac{\Delta I_{OS}}{\Delta T}$



2. Input offset current 的影響



a. $i_1 = 0 \Rightarrow v_O = I_{B1} \cdot R_2 \neq 0$



b. $v_O = \left(I_{B1} - \frac{I_{B2} R_3}{R_1} \right) R_2 - I_{B2} R_3$

If $I_{OS} = 0 \Rightarrow I_{B1} = I_{B2} = I_B \Rightarrow v_O = I_B \left[R_2 - R_3 \left(1 + \frac{R_2}{R_1} \right) \right]$

When $R_3 = R_1 \parallel R_2 \Rightarrow v_O = 0$

c. If $I_{OS} \neq 0$

$$\text{Let } I_B = \frac{1}{2}(I_{B1} + I_{B2})$$


$$\Rightarrow I_{B1} = I_B + \frac{I_{OS}}{2}, \quad I_{B2} = I_B - \frac{I_{OS}}{2}$$

則 $v_O = I_{OS} \cdot R_2 \neq 0$ (由 $v_O = I_{B1} \cdot R_2$ 降為 $v_O = I_{OS} \cdot R_2$)



4.6 Integrators and Differentiators

1. Integrators



a. $v_o(t) = -V_c - \frac{1}{RC} \int_0^t v_I(t) dt$


b. RC = integrator time constant

c. Input offset effect

① Input offset voltage


$$A = -\frac{Z_2}{Z_1} = -\frac{\infty}{R} = -\infty \quad (v_o \text{ 趨向飽和})$$

② Input offset current




$$v_o(t) = -I_{B2}R + \frac{I_{OS}}{C}t$$

d. Solution



$$\Rightarrow v_O = V_{OS} \left(1 + \frac{R_F}{R} \right) + I_{OS} \cdot R_F \quad (\text{非理想的積分器})$$

2. Differentiators




a. $v_O = -RC \cdot \frac{dv_I}{dt}$

b. 頻率 $f \uparrow \Rightarrow A_v = \frac{-R}{0} \rightarrow -\infty$

將會放大高頻的 noise，導致電路飽和。(noise magnifier)



c. Solution




將高頻的增益降為 $-\frac{R}{R_1}$ (非理想的微分器)

3. Analog computation

$$\frac{d^2v}{dt^2} + K_1 \frac{dv}{dt} + K_2v - v_1 = 0$$

Initial condition V_1




where $\frac{1}{RC} = 1$, $\frac{R}{R_1} = K_1$, $\frac{R}{R_2} = K_2$

陳龍英的電子學

第一冊

VOLUME 1



國家圖書館出版品預行編目資料

陳龍英的電子學／陳龍英 講授．-- 二版 --
新竹市：交大出版社，民96
冊；公分

ISBN 978-986-81857-8-4 (全套：精裝附數位影音光碟)。
-- ISBN 978-986-81857-9-1 (第1冊：精裝附數位影音光碟)
-- ISBN 978-986-82997-0-2 (第2冊：精裝附數位影音光碟)
-- ISBN 978-986-82997-1-9 (第3冊：精裝附數位影音光碟)

1. 電子工程 2. 電子學

448.6

95024882

