

# **Post-Simulation 教學手冊 (Calibre部分)**


---

# 目錄

---

- Post-Simulation流程
  - Prepare Files
  - Layout editor environment setup
  - DRC
  - LVS
  - PEX
-

# Post-Simulation流程



# Prepare Files


---

035ms.tf	Technology file for design rule
DRC	Design Rule Check
LVS	Layout vs Schematic
RC_Ex	Post layout extraction
cds.lib	
.cdsinit	
.cshrc	
display.drf	

# Prepare Files


---

檢查2p4m資料夾中是否有這些檔案和資料夾

- 
-  035ms.tf
  -  cali035pMM5V\_2P4M.lvs ————— For LVS
  -  CM35P5\_4M.23a.2 ————— For DRC
  -  display.drf
  -  mm0355v.l
  -  TSMC352P4MCalibre.pex2 ————— For PEX

# Layout editor environment setup

## □ Options → Display




**X(Y) Snap Spacing :**  
X(Y) 軸移動的最小間距，  
通常是 0.05

**Snap Modes**  
視情況選擇適當設定

# Layout editor environment setup

## □ Options → Layout Editor




當遊標靠近 **object** 時  
即被吸到 **object** 邊緣  
(建議取消)

# Layout's Hot Key


---

F2	save	f	fit all
m	move	c	copy
s	stretch	del	delete
u	undo	i	create instance
o	create contact	<sup>^</sup> p	create symbolic pin
z	zoom	r	rectangle
k/K	ruler/clear all ruler	l	label
q	properties		




# DRC (Design Rule Check)

- Virtuoso Layout 視窗 → Calibre → Run DRC → Rules



# DRC (Design Rule Check)


## □ Inputs



# DRC (Design Rule Check)


## □ Outputs

輸入 Cell Name  
(此步驟可省略)



# DRC (Design Rule Check)

□ 按下 Run DRC




# DRC (Design Rule Check)

## □ 可允許的錯誤

註：

.R 的 Error 跟 Layout  
的材料密度有關不會影  
響 DRC 的正確度



可允許之 DRC 錯誤狀況  
及誤判錯誤列表可參考下列網頁

<http://www2.cic.org.tw/~shuttle/drc/t35ms/index.html>

# LVS (Layout vs Schematic)


- 注意：做 **LVS** 前需先完成電路模擬，也就是要有電路的 **SPICE Files**

將在 **Pre-Simulation** 所產生出來的 **SPICE File** 做如下的改變

```
inverter.sp - WordPad
檔案(F) 編輯(E) 檢視(V) 插入(I) 格式(O) 說明(H)
PARAM
*.GLOBAL vdd!
+vss!
*PIN vdd!
*+vss!
*****
* Library Name: CIC
* Cell Name: inverter
* View Name: schematic
*****
.SUBCKT inverter A B
*PININFO A:I B:O
M1 B A vss! vss! N w=1u L=350.00n
MO B A vdd! vdd! P W=1u L=350.00n
.ENDS
如需說明，請按 F1
```


# LVS (Layout vs Schematic)

- Virtuoso Layout 視窗 → Calibre → Run LVS → Rules




# LVS (Layout vs Schematic)

## □ Inputs → Layout



# LVS (Layout vs Schematic)


## □ Inputs → Netlist



# LVS (Layout vs Schematic)

## □ Outputs


輸入 Cell Name  
(此步驟可省略)



# LVS (Layout vs Schematic)

□ 按下 Run LVS

若 Layout 和 Schematic 比對相同則出現以下結果



The screenshot shows the "LVS Report File inverter.lvs.rep" window. The title bar has "File", "Edit", "Options", and "Windows". The main content area displays the report text:

```
#####
##      C A L I B R E   S Y S T E M      ##
##      L V S   R E P O R T      ##
#####

REPORT FILE NAME: inverter.lvs.rep
LAYOUT NAME: inverter.lay.net ('inverter')
SOURCE NAME: /userhome/chifon/2p4m/CIC/inverter/inverter.sp ('inver'
RULE FILE: _cali035pm5V_2P4M.lvs
RULE FILE TITLE: Calibre LVS Version V2_4a for TSMC 0.35um MIXED SINGAL
CREATION TIME: Fri Apr 1 16:17:26 2005
CURRENT DIRECTORY: /userhome/chifon/2p4m/CIC/inverter/LVS
USER NAME: chifon
CALIBRE VERSION: v9.1_7.5   Wed Oct 9 10:08:59 PDT 2002

OVERALL COMPARISON RESULTS


#      #####      #
#      #      #      #
#      #      CORRECT      #
#      #      #      #
#####      #      #

***** CELL SUMMARY *****
```

At the bottom, there are buttons for Edit, Row, Col, and a value of 1.


# PEX (Post layout extraction)

- Virtuoso Layout 視窗 → Calibre → Run PEX → Rules




# PEX (Post layout extraction)

□ Inputs → Layout




# PEX (Post layout extraction)

## □ Inputs → Netlist




# PEX (Post layout extraction)

## □ Outputs → Netlist



# PEX (Post layout extraction)

## □ Outputs → Report



# PEX (Post layout extraction)

---

## □ 按下 Run PEX

則在存放結果資料夾中，將會產生出含有寄生電容電阻的 **SPICE Files**，如下圖所示。

