Formality[®] Customer Update Training E-2010.12

December 2010





CONFIDENTIAL INFORMATION

The following material is being disclosed to you pursuant to a non-disclosure agreement between you or your employer and Synopsys. Information disclosed in this presentation may be used only as permitted under such an agreement.

LEGAL NOTICE

Information contained in this presentation reflects Synopsys plans as of the date of this presentation. Such plans are subject to completion and are subject to change. Products may be offered and purchased only pursuant to an authorized quote and purchase order. Synopsys is not obligated to develop the software with the features and functionality discussed in the materials.



2010.12 Enhancements Overview

Design Read/Write

System Verilog Language Support VHDL Language Support Enhancement for reading & writing design data

GUI Enhancements

Double Design Browser Queued Setup Commands Hierarchical Verification Results Browser Formality On-Line Help using a Standard Browser

Verification and Debugging Improvements

New Clock Gating Solution Gate to Gate Verification Runtime Improvements Failing and Hard Verification Analysis



2010.12 Enhancements Overview

Automated Setup Enhancements

Formality script Generator

Low Power Support Updates

Support for Supply Sets Support for non-UPF command set_related_supply_net

Changes in Formality variables and commands

Design Read and Write Enhancements

Synopsys Confidential

© 2007 Synopsys, Inc. (5)

Language Support Improvements

• The following enhancements have been made to keep the Formality readers in lock-step with Presto.

- System Verilog
 - Module Port Initializations
 - Instance port Coercion
- VHDL
 - Impure function
 - Deferred constants
 - 'Boolean' ranged array
 - Interpreting don't cares in CASE condition (VHDL 2008 compliance)
 - Identifying 'all' in sensitivity lists (VHDL 2008 compliance)



Pre set_top Containers:

• Formality now allows the user to write out a container prior to elaboration (set_top) of the design

- Containers can now be written prior to a successful set_top using setup> write_container -pre_set_top -r cont.fsc
- The size of a pre_set_top container will be larger
- The report generated by report_hdlin_mismatches will be preserved for containers written prior to set_top



Pre set_top Containers:

This will not work ... write_container -r pre-set-top Error: Top design has not been successfully linked in container 'r' (FM-236) 0 set_top top_ver Setting top design to 'r:/WORK/top_ver'

This is how it works ...

```
write_container -r -pre_set_top pre-set-top
Warning: This container will be compatible with current Formality Version.
Info: Wrote file 'pre-set-top.fsc'.
1
set_top top_ver
Setting top design to 'r:/WORK/top ver'
```



Multiple set_top Attempts:

• Formality now allows the user to perform set_top multiple times till successful elaboration

- Previous version of Formality allowed a single set_top per container
- If an error occurred due to missing/incorrect source files, then the user was required to start over
- Formality now allows the user to add the missing/incorrect files and/or variables and continue the elaboration



```
Read in Reference Design
read verilog -r bottoml.v
No target library specified, default is WORK
Initializing DesignWare ...
Can't open file /u/formal/dwroot/dw/dw_lib_info.ctl.e
Initialization Complete
Loading verilog file '/remote/ped61/karthika/fm_verilog_examples/work_pad/bottom1.v'
Current container set to 'r'
#kram DEMO read_verilog -r bottom2.v
read verilog -r top fm.v
No target library specified, default is WORK
Lading verilog file '/remote/ped61/karthika/fm_verilog_examples/work_pad/top_fm.v'
set_top -auto
Setting top design to 'r:/WORK/top_ver'
Status: Elaborating design top_ver
Warning: Cannot link cell '/WORK/top_ver/ul' to its reference design 'bottom2'. (FE-LINK-2)
Status: Elaborating design bottom1
Error: Unresolved references detected during link. (FM-234)
Error: Failed to set top design to 'r:/WORK/top_ver' (FM-156)
read_verilog -r bottom2.v
No target library specified, default is WORK
Loading verilog file '/remote/ped61/karthika/fm_verilog_examples/work_pad/bottom2.v'
set_top -auto
Setting top design to 'r:/WORK/top_ver'
Status: Elaborating design bottom2
                                      .....
Status: Implementing inferred operators....
Top design successfully set to 'r:/WORK/top_ver'
Reference design set to 'r:/WORK/top_ver'
```



Maintaining Shared Technology Libraries for Reference & Implementation:

- Allow read_verilog and read_vhdl into shared libraries space to avoid duplicate reading of shared library
 - Previous version of Formality required libraries to be read using
 - read_verilog -tech -[r | i] OR
 - read_vhdl -tech -[r | i]
 - Formality now allows these libraries to be shared between containers
 - read verilog -tech
 - read_vhdl -tech



Summary

- System Verilog and VHDL Language support enhancements make Formality readers in sync with Presto
- Containers can now be saved prior to set_top using the switch -pre_set_top
- Previously Formality would allow only one attempt at set_top, Formality now allows multiple attempts at setting top
- The simulation libraries can now be read into a single shared library



Graphical User Interface Enhancements

© 2007 Synopsys, Inc. (13)



This new GUI feature allows the reference and implementation design hierarchies to be viewed in alongside each other in the same window, called the "Double Design Browser"

<u>File E</u> dit <u>V</u> iew <u>D</u> esigns <u>R</u> un <u>W</u> indow <u>H</u> elp						
🚰 👫 👫 👫 🥐 🧨 I 📝 🚧 🎉 🚟 💷 🖉						
Reference: r:/WORK/mR4000						
Implementation: i:/WORK/mR4000						
0. Guidance 🖌 1. Reference 🖌 2. Implementatio 3. Setup 4. Mat						
Failing Points Passing Points Aborted Points Unverified Points Probe Points						
Type Reference Size Implementation						
1 Port Display_err_code Display_err_cod						

You can select one or the other type of design browser

This new GUI feature allows the reference and implementation design hierarchies to be viewed in alongside each other in the same window, called the "Double Design Browser"

							Forma	lity	(R)	Consol	.e -	Synops	sys Inc.
<u>F</u> ile	<u>File Edit View Designs Run Window H</u> elp												
VAF 8=:				✓ _I	7 17	· 97		10110 01101	Ä	Ħ	<u>!</u>		?
	Reference: r/WORK/mR4000												
Im	Implementation: i:/WORK/mR4000												
	0. Guidance 🖌 1. Reference 🖌 2. Implementatio 3. Setup 4. Mat												
F	Failing Points Passing Points Aborted Points Unverified Points Probe Points												
	Туре	Refe	rence							Size	2	mpleme	entation
1	Port	Displa	ay_err	_code							D	isplay_	err_code

You can select one or the other type of design browser

The Double Design Browser integrates the reference and implementation design browsers,

Designs r:/WORK/nR4000 / i:/WORK/nR4000					
<u>File E</u> dit <u>V</u> iew <u>S</u> etup <u>W</u>	lindow				
📗 🔚 (rój) 💷 🔮 🛓	X A A				
Design Trees Design Li	braries 📔 Technology Libra	ries			
Hide Objects					
Input Ports	Output Ports	✓ Inout Ports	Tech Cells		
Register Primitives	Non-Register Primitives		Black Boxes		
	-				
Search					
Apply					
Show Results Refe	erence C Implementa	ation O Design Name	Instance Name		
	erence o implementa	Besign Name	se instance Name		
Reference: Instance	Design 🔺	Implementation: Instance	Design		
🖻 mR4000	R mR4000	⊡-mR4000	I mR4000		
i alu	mAlu	i ⊡ alu	mAlu		
tin cntrl	mCntrl	entrl	mCntrl		
i eq_224 ⊕ eq_224_2	M_RTL_EQ_CONST_2_0 M_RTL_EQ_CONST_2_1	eregister	mRegister_pBuswidth32		
⊡ eq_224_2 ⊡ eq 224_3	M_RTL_EQ_CONST_2_2	-ft c1	Find Matching		
⊕ register	mRegister pBuswidth32	13 C0	View Object		
- 13 ⁻ C0		1 C1	View Design		
- 1 C1			view Design		
- £ C2			View Instance Source		
			View Design Source		
Selection: r:/WORK/mR400	00/register/C0 (register.v)				
Find the matching object fo	r the selection in alternate o	lesign.	Set Implementation		
		03	. Set Constant 0		
		12	Set Constant 1		



© 2007 Synopsys, Inc. (16)

The Double Design Browser integrates the reference and implementation design browsers, into a single browser.

-	Designs r:/WORK/w	R4000 / i:/WORK/mR4000	
<u>File E</u> dit <u>V</u> iew <u>S</u> etup	<u>W</u> indow		
1 🖬 1 têj 💷 😫			
Design Trees Desig	n Libraries Technology Libra	aries	
Hide Objects			
		Inout Ports	✓ Tech Cells
 Input Ports Register Primitives 	 Output Ports Non-Register Primitives 		
Register Primitives	Non-Register Primitives	5 M FM Generated Cells	F Black Boxes
Search			
Apply			
Show Results 📀	Reference 📀 Implement	ation 🛛 🔿 Design Na	ame 💿 Instance Name
		1	
Reference: Instance	Design 🔶	Implementation. Instan	
🖻 mR4000	R mR4000	🖻 mR4000	I mR4000
i ⊒ alu	mAlu	🗄 🗄 alu	mAlu
😐 cntrl	mCntrl	🗈 cntrl	mCntrl
⊕ eq_224	M_RTL_EQ_CONST_2_0	🖃 register	mRegister_pBuswidth32
⊕ eq_224_2	M_RTL_EQ_CONST_2_1	- ⊡ C0	
⊕ eq_224_3	M_RTL_EQ_CONST_2_2	- £ C1	Find Matching
🕀 register	mRegister_pBuswidth32	1 C0	View Object
- 12 CO		1 C1	View Design
- 12 Cl			
- 12 C2			View Instance Source
[•]			View Design Source
Selection: r:/WORK/mF	(4000/register/C0 (register.v)		- Hew Design Dource
Find the matching object	t for the selection in alternate	design.	Set Implementation
1			Set Constant 0
			13 Set Constant 1



A "Find Matching" feature has also been added to allow the user to select an object in one design, and find the corresponding matched object alongside the other design.

-	Designs r:/WORK/m	R4000 / i:/HORK/mR40	ا ء 000		
<u>File E</u> dit <u>V</u> iew <u>S</u> etup	Window				
🔛 (Å) 🖶 😘 1	≟ 🕅 A^ A▼				
Design Trees Design	Libraries Technology Libr	aries			
Hide Objects					
Input Ports	Output Ports	Inout Ports	Tech Cells		
Register Primitives	Non-Register Primitive	es 🔽 FM Generated Ce	ells 🗖 Black Boxes		
Search					
Apply					
Show Results @ Ri	eference 🔿 Implemen	tation C Design	Name 💿 Instance Name		
Reference: Instance	Design	Implementation. Inst	tance Design		
Ė mR4000	R mR4000	⊡ mR4000	I mR4000		
i≞ alu	mAlu	⊞ alu	mAlu		
🗈 - cntrl	mCntrl	🗈 cntrl	mCntrl		
🗄 eq_224	M_RTL_EQ_CONST_2_0	🖻 register	mRegister_pBuswidth32		
😐 eq_224_2	M_RTL_EQ_CONST_2_1	- 🖸 C0	Final Matching		
⊕ eq_224_3	M_RTL_EQ_CONST_2_2	1 C1	Find Matching		
🕀 register	mRegister_pBuswidth32	1 C0	View Object		
- 11 CO		1 C1	View Design		
- 13 C2		1	View Instance Source		
•			View Design Source		
Selection: r:/WORK/mR4000/register/C0 (register.v)					
Find the matching object for the selection in alternate design.					
		design.	Set Implementation		
		design.	Set Implementation		
		design.			



The Design Library and Technology Library tabs now have both the reference and implementation libraries available through a tabbed interface

Ī	- Designs r:	ZHORKZmR400	0 Z i:ZHORK	/nR4000	· 🗆	
	<u>File E</u> dit <u>V</u> iew <u>S</u> etup <u>W</u> indow					
		A				
Design Trees Design Libraries Technology Libraries						
	Reference Implementation					
	STECH				•	
	Design	Retimed	Black Box	Multiplier	Net Resolution 🔺	
	GTECH_ADD_AB	FALSE	FALSE	FALSE	consensus	
	GTECH_ADD_ABC	FALSE	FALSE	FALSE	consensus	
	GTECH_AND_NOT	FALSE	FALSE	FALSE	consensus	
	GTECH_AND2	FALSE	FALSE	FALSE	consensus	
	GTECH_AND3	FALSE	FALSE	FALSE	consensus	
	GTECH_AND4	FALSE	FALSE	FALSE	consensus	
	GTECH_AND5	FALSE	FALSE	FALSE	consensus	
		CALCE	EALCE	EALCE		
	Search Designs					
F	Ready				Read Only	



Queued Setup Commands

• When in MATCH or VERIFY mode, Formality can now store commands that can only be done in SETUP mode, and execute them at once, when you are ready to revert back to SETUP mode

• A new GUI window appears when executing setup commands from the Design Browser window

Γ	Connand Queue
	<pre>set_constant -type cell {r:/WORK/mR4000/Instruction_reg[0]} 0 set_constant -type cell {r:/WORK/mR4000/Instruction_reg[1]} 1 set_black_box r:/WORK/mCntrl</pre>
	Clear Queue Delete Selected Execute Queue Cancel



• Formality now allows the user to view the results of a hierarchical verification within the GUI

- In previous releases of Formality the user had to
 - Run hierarchical verification
 - Formality would write out session files for the failed blocks
 - We would have re-start Formality and restore these session for debug

• The user can now debug the failing blocks in the same Formality where the hierarchical verification ran



After writing out the hierarchical verification script, source the Formality created hierarchical verification script from within the GUI

ilter:			
mormation:	Defining new	variabce	<pre>im_pre_verification_cputime : (cmu-u4i)</pre>
Information:	Defining new	variable	'fm_incremental_verification_cputime'. (CM
information:	Defining new	variable	'fm_tmp_result_count'. (CMD-041)
Information:	Defining new	variable	'fm_session_files_saved'. (CMD-041)
information:	Defining new	variable	'fm log fp'. (CMD-041)
Information:	Defining new	variable	'fm save time limit'. (CMD-041)
10.178 ASS 2010 A 121 ASS (110 A 10 A	~~ C		' var', (CMD-041)
	1 13 CONTRACTOR STATES (1000 FC)		'fm cumulative memory'. (CMD-041)
THE COMPANY OF COMPANY OF COMPANY	CONTRACTOR AND		'fm_save_file_limit'. (CMD-041)
(
Log Errors	Warnings	History	Last Command
emphility (control)> soure hier3	frac	

Predictable Suc

© 2007 Synopsys, Inc.

Start the graphical interface using the "Open Hierarchical Results" link in the FILE menu in Formality's main Window

		Formality (R) Console - Synopsys Inc.
<u>File Edit View D</u> esigns <u>R</u>	un <u>W</u> indo	w <u>H</u> elp
🔗 <u>R</u> estore Session	Ctrl+R	岩 🛯 👸 🛱 💺 🔳 💡
Save Session	Ctrl+S	i
Write Hierarchical Script		
Open Hierarchical Results	·	
Save <u>F</u> ailing Patterns		2. Implementatio 3. Setup 4. Mate
Save <u>transcript</u>		guivalences
Sa <u>v</u> e Report		
R <u>u</u> n Script		
🍜 <u>P</u> rint	Ctrl+P	
Printer Configuration		
<u>C</u> lose GUI		
E <u>x</u> it	Ctrl+Q	
		-



It also allows the user to open a separate GUI session for each failing hierarchical verification that has been saved.

-	Hierarchical Verification Results						
	Status	Reference	Implementation				
	SUCCEEDED	mAlu	mAlu				
	SUCCEEDED	mCntrl	mCntrl				
	SUCCEEDED	mRegister_pBuswidth32	mRegister_pBuswidth32				
	FAILED	mR4000	mR4000				
			<u>C</u> lose				



Formality On-Line Help

• In the GUI mode, executing a 'man' command will trigger a Web Browser to open up the Formality on-line help

<pre>setenv FORCE_BROWSER_OPEN 1 Formality (verify)> man start_gui Info: Opening help page 'file:///u/fmmgr/release/e_fm_main_l/e_fm_main_1_IMAGE/D2</pre>						
4						
Log Errors Warnings History Last Command						
Formality (verify)>						
Ready						

- In the fm_shell mode, the usual ASCII man page is displayed
- You can control the way that you would like to view the man pages using the variable **sh man browser mode**. Its possible values are
 - GUI, Shell, Both and None.



Formality On-Line Help

• Users will have the capability to bring up the Online help GUI, search and browse for manual pages of all Formality commands, variables, error and warning messages as was previously available in the Formality command line.





Formality On-Line Help

• Opening the On-Line Help page on a Web Browser in VNC server on a Sun OS is known to CRASH the VNC Server

• Hence you will see this message displayed by Formality if you attempt to do so ...

Formality (verify)> man start_gui Warning: Web browser invocation has been suppressed as invoking the web browser in a vncserver on a Sun OS machine is known to crash th vncserver. This is irrespective of the vncviewer used to connect to the vncserver. This can be worked around by setting your display de to 8 when running [running versus launching a] vncserver. You can force the web browser open by setting an environment variat "FORCE_BROWSER_OPEN" to 1 in the application if you are sure this will not crash your vncserver. Please be aware of the risk of crash vncserver (and hence all applications displaying on the vncserver a with it).

The help page url is: file:///u/fmmgr/release/e_fm_main_l/e_fm_mair

- If you still wish to force the Browser open
 - Set environment variable FORCE_BROWSER_OPEN = 1



Summary

• Formality now has a compact Double Design Browser in addition to the classic design browsers for Reference and Implementation Designs.

• If it is attempted to run setup commands when either in match or verify mode, Formality brings up a GUI which queues up these setup commands. Pressing 'Execute' will switch to setup mode and execute all the queued commands.

• Formality now has a hierarchical verification results viewer in the GUI.

• Formality now has a fully functional On-Line Help. Executing 'man' in the GUI mode brings this up by default. In the fm_shell mode the ASCII man pages are displayed by default

Verification and Debugging Improvements



Synopsys Confidential

© 2007 Synopsys, Inc. (29)

New Clock Gating Solution

• The current clock solution in Formality is controlled by the user variable **verification_clock_gate_hold_mode** to identify clock gating latches (LATCG).

• If LATCGs are not correctly identified, they are treated as regular latches and may cause false verification failures. The new clock gating solution addresses these problems.

• Enable the new clock gating feature by using the following setting: set verification_clock_gate_edge_analysis true

• Using this setting will disable the legacy clock gating software, rendering the legacy variable verification_clock_gate_hold_mode ineffective.

• The Formality GUI will include special rising (r) and falling (f) notations as well as other transition notations on failing patterns and cone schematics representing edge values on signals.

© 2007 Synopsys, Inc. (30)



Gate to Gate Verification Runtime Improvements

• Formality has been enhanced to exhibit (up to 2X) better runtime performance in verifications between two versions of gate level designs.

• Measured using the Formality D-2010.03 as a benchmark



• The analyze_points command will now look for two additional failure causes in the E-2010.12 release.



• The analyze_points command will now look for two additional failure causes in the E-2010.12 release.

- Matched black box nets
 - Previously, the analyze_points command would only look for unmatched black box nets in the cone of a failing point
 - Now it will look for both matched and unmatched black box nets as the possible cause of a verification failure
- Unmatched Inputs
 - Previously, **analyze_points** would report that unmatched input as a possible cause of the failure only if the unmatched input appeared to be a constant
 - In the E-2010.12 release, analyze_points will now examine all unmatched inputs in the both the reference and implementation design as a possible failure cause



- You may use **analyze_points** in the 'Formality shell' in the following manner
 - analyze_points -all
 - analyze_points -failing
 - analyze_points -aborted
 - analyze_points [failing point(s)]
 points

To analyze all failing/aborted points To analyze all failing points To analyze all aborted points To analyze a single failing point, or list of failing

- You may use analyze_points in the 'Formality GUI' in the following manner
 - In the Formality console window, under the failing point tab in debug mode, there are two buttons: Analyze and Analyze Selected Points



• To run the analyze_points command on all failing points, click on the Analyze button

• To run analyze_points on a single failing point or a selected set of failing points, first select one or more failing points in the window and then click the Analyze Selected Points button

- Formality (R)	Console - Synopsys Inc.
<u>File E</u> dit <u>V</u> iew <u>D</u> esigns <u>R</u> un <u>W</u> indow <u>H</u> elp	
🎬 👫 🗣 º1 🗱 🚧 🎉 🚟 888 🗸 🛱 🗄	Verification Failed
Reference: r:/WORK/mR4000	
Implementation: i:/WORK/mR4000	
0. Guidance 🖌 1. Reference 🖌 2. Implementatio	3. Setup 4. Match 5. Verify 6. Debug
Failing Points Passing Points Aborted Points Unveri	fied Points Probe Points Analyses
Type Reference	Size Implementation Size +/-
1 Port Display_err_code	Display_err_code
Number of Failing Points: 1 Display names: O Or	iginal O Mapped
Filter:	Analyze Analyze Selected Points
Filter:	
Log Errors Warnings History Last Command	
Formality (verify)>	
Ready	Shell State: verify



Summary

• Formality has a brand new solution for identifying clock gating latches. It is a new and improved solution and can be turned on by setting the variable **verification_clock_gate_edge_analysis** to true. It is also capable of displaying differences in reference and implementation design because of edge differences

- Formality runs up to two times faster on gate to gate verification flows
- The enhanced analyze_points command can now report failing points occurring due to matched black box nets and unmatched inputs in the design
Automated Setup Enhancements



Synopsys Confidential

© 2007 Synopsys, Inc. (37)

Formality Script Generator

The Formality script generator can now pass information about the,

Design files Libraries used Verification Information

automatically through the SVF file

<u>Syntax:</u> fm_mk_script <svf...> [-o[utput] <file>]

<svf...> : List of SVF files/directory produced during the synthesis. -o[utput] : Specifies the output script to be created.

If there is no output name specified the default name will be fm_mk_script.tcl

Formality Script Generator

Example:

fm_mk_script default.svf Creates fm_mk_script.tcl
fm mk script default.svf -output fm.tcl Creates fm.tcl

The purpose is to support the standard DC synthesis flow, defined by the Reference Methodology.

 This feature works only when the SVF file is written out using DC 2010.03.SP1 or later



Summary

• Formality can now automatically generate a fully usable Formality run script using the fm_mk_script utility. It uses the enhanced information in the SVF file to write out such this script.

•The script may often need manual intervention because of differences in the run directories and other user aware changes





© 2007 Synopsys, Inc. (41)

Synopsys Confidential

Support for source/sink and diff_supply_only for isolation

```
set_isolation
[ -source source_supply_ref
| -sink sink_supply_ref
| -source source_supply_ref -sink sink_supply_ref ] [ -
diff_supply_only <TRUE|FALSE> ]
```

As with other tools in the Synopsys low power flow, Formality will now accept these options to the set_isolation command. Formality will use them to insert isolation in the RTL the same as simulation so that synthesized designs can be correctly verified.



Support for set_design_attributes command

set_design_attributes
 < -elements element_list >
 [-attribute name value]*

• To support a hierarchical synthesis flow, the UPF commands set_design_attributes is read by Formality.

• These attributes are used in the hierarchical synthesis flow, and allow Design Compiler to convey information needed to characterize and merge power domains during synthesis.

• The design attributes are read by Formality but are not used in verification.



Support for set_port_attributes command

set_port_attributes
 [-ports {port_list}]
 [-attribute name value]

• To support a hierarchical synthesis flow, the UPF commands set_port_attributes is read by Formality.

• The attribute value for the attributes named iso_source and iso_sink are used to determine the source and sink supply signals for top level input and output isolation. The attribute value must be a previously defined supply set name.

• These attributes are used in conjunction with the new set_isolation -source/sink options.

Synopsys Confidential



Support for non-UPF command set_related_supply_net

set_related_supply_net

• This is a non-UPF command that allows users to tell the tools in the Synopsys flow additional information about which UPF supplies specific nets, ports and pins are associated with.

• Formality will use the set_related_supply_net commands in the UPF files to help it accurately verify the design based on the available supply nets specified in the command.

• It is only accepted in UPF files during load_upf.



Summary

• Formality now supports the following UPF commands. They can be used in conjunction with supply sets in the UPF flow

- set_isolation
- set_design_attributes
- set_port_attributes
- Formality also now supports the non-UPF command
 - set_related_supply_net



Changes in Formality variables and commands

• VARIABLE: verification_verify_unread_bbox_inputs

The Formality variable **verification_verify_unread_bbox_inputs** now has a default values of **true**

• COMMAND: read simulation library

Starting with the E-2010.12 release, the read_simulation_library command will no longer be available. The read_simulation_library command is now completely replaced by the command "read_verilog -technology_library".





