Design of an ESD-Protected Ultra-Wideband LNA in Nanoscale CMOS for Full-Band Mobile TV Tuners

Pui-In Mak, Member, IEEE, and Rui P. Martins, Fellow, IEEE

Abstract—This paper presents an electrostatic discharge (ESD)protected ultra-wideband (UWB) low-noise amplifier (LNA) for full-band (170-to-1700 MHz) mobile TV tuners. It features a PMOS-based open-source input structure to optimize the I/O swings under a mixed-voltage ESD protection while offering an inductorless broadband input impedance match. The amplification core exploiting double current reuse and single-stage thermal-noise cancellation enhances the gain and noise performances with high power efficiency. Optimized in a 90-nm 1.2/2.5-V CMOS process with practical issues taken into account, the LNA using a constant g_m bias circuit achieves competitive and robust performances over process, voltage and temperature (PVT) variation. The simulated voltage gain is 20.6 dB, noise figure is 2.4 to 2.7 dB and IIP3 is +10.8 dBm. The power consumption is 9.6 mW at 1.2 V. $|S_{11}| < -10$ dB is achieved up to 1.9 GHz without needing any external resonant network. Human Body Model ESD zapping tests of ±4 kV at the input pins cause no failure of any device.

Index Terms—CMOS, Electrostatic Discharge (ESD), Low-Noise Amplifier (LNA), Mobile TV Tuner, Radio Frequency (RF), Thermal-Noise Cancellation, Ultra-Wideband (UWB)

I. INTRODUCTION

LARGE number of independently developed mobile TV standards worldwide has led to the demand of multi-band silicon tuners for cost minimization of the embedded handheld devices that are intended for global market sale. Presently, the most dominant mobile TV standards are: terrestrial – digital multimedia broadcasting (T-DMB), integrated services digital broadcasting – terrestrial (ISDB-T), MediaFLOTM, digital video broadcasting – handheld (DVB-H) and digital multimedia broadcasting – terrestrial (DMB-T). Their brief profiles are listed in Table I.

From the implementation viewpoint, the digital back-end can be efficiently shared since those standards favor similar kinds of modulation and data coding. For the radio frequency (RF) frontend, however, state-of-the-art solutions still require dedicated RF circuits optimized for each band, e.g., [1]. Yet, with the advance of fabrication technologies, multistandard-compliant system-on-chip (SoC) solutions using wideband techniques to cover multiple applications would have the highest potential to

Copyright (c) 2008 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending an email to pubs-permissions@ieee.org. This work is funded by RC of University of Macau and Macau FDCT.

P.-I. Mak is with the Analog and Mixed-Signal VLSI Laboratory, University of Macau, Macao, China (e-mail: pimak@umac.mo).

R. P. Martins is with the Analog and Mixed-Signal VLSI Laboratory, University of Macau, Macao, China and also with the Instituto Superior Técnico (IST)/TU of Lisbon, Portugal (e-mail: martins@umac.mo).

Digital Objective Identifier XXXXXXXXX.

 TABLE I

 BRIEF PROFILES OF THE MOST DOMINANT MOBILE TV STANDARDS.

Mobile TV Standard	Frequency	Data Coding	Air Interface		
T-DMB (Korea, China, Europe)	174 – 245 MHz 1452 – 1492MHz	Video: H.264 30 fps/QVGA Audio: BSAC/AAC+	OFDM (QPSK)		
ISDB-T (Japan, Brazil)	470 – 770 MHz	Video: H.264 15 fps/QVGA Audio: AAC+	OFDM (QPSK/16QAM)		
DVB-H (Europe, US)	470 – 860 MHz 1670 – 1675 MHz	Video: H.264 30 fps/QVGA Audio: AAC+	OFDM (QPSK/16QAM/64QAM)		
DMB-T (China)	470 – 860 MHz 1670 – 1675 MHz	Video: H.264 30 fps/QVGA Audio: AAC+	OFDM (QPSK/16QAM/64QAM)		
MediaFLO [™] (US)	MediaFLO [™] (US) 712-722 MHz		OFDM		

yield the optimum cost [2].

This paper presents the circuit techniques enforced in the design of an electrostatic discharge (ESD)-protected ultrawideband (UWB) low-noise amplifier (LNA) for mobile-TV applications. It covers the full band of mobile-TV services from 170 to 1700 MHz such that only one LNA is necessary to support multiple standards. Unlike the design of narrowband LNAs, concurrent reception over a wide range of spectrum necessitates the LNA to feature high linearity, preventing desensitization by the high-power blockers. This requirement, in conjunction with the design goals of high ESD protection level, low noise figure (NF), low power, impedance match and high gain, constitute hard tradeoffs to obtain a sensible balance is between. Being realized in a 90-nm CMOS process, the proposed LNA is optimized by introducing novel circuit techniques, together with careful sizing and biasing strategies, to achieve competitive and robust RF performances over process, supply voltage and temperature (PVT) variation.

The organization of this paper is follows: Section II describes the circuit structure and design issues of the proposed LNA. The practical issues governing the robustness of the LNA over PVT variation are summarized in Section III. The simulation results and benchmarks of this work to prior arts are given in Section IV. Section V concludes the paper.

II. CIRCUIT DESCRIPTION

A. Full-Band Mobile-TV Tuner Architecture

Figure 1 shows the block diagram of the full-band mobile-TV tuner that the proposed LNA is referred. The architecture is based on a direct-conversion receiver that is differential to avoid

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I – REGULAR PAPERS, VOL. XX, NO. XX, DD MMMM YYYY



Fig. 1. Full band mobile-TV tuner using a single wideband balun and LNA.



Fig. 2. Schematic of the proposed LNA.

common-mode pickups and even-order distortion. As addressed in many existing TV tuners (e.g., [1], [3]-[5]), the baluns required for generating the differential inputs in this frequency range are bulky in size, and should be placed off chip. Wideband baluns having a center-tapped secondary can be employed. The typical insertion losses of a 4.5-to-2000-MHz 1:1 SMD balun are 0.32 and 2 dB in 4.5 to 1000 MHz and 1 to 2 GHz, repectively [6].

Wideband reception suffers from the problem of harmonic mixings, i.e., inband blockers located at the harmonics of the local oscillator will become the co-channel interferers. A 60-dB harmonic rejection ratio is necessary. To achieve this, separated RF filters in conjunction with a polyphase I/Q-mixer scheme are employed to doubly reject the harmonic-mixing products. The



2

Fig. 3. Diode clamps with a NMOS-input structure: (a) $V_{CM,IN} = 0.6$ V and (b) $V_{CM,IN} = 0$ V.



Fig. 4. Diode clamps with a PMOS-input structure: (a) $V_{CM,IN} = 0.6$ V and (b) $V_{CM,IN} = 1.2$ V but the clamping voltage is the $V_{DD,I/O} = 2.5$ V.

polyphase I/Q-mixer scheme includes three transconductance amplifiers having a gain ratio of $1:\sqrt{2}:1$ to drive the passive current-mode mixers [7]. A *voltage-to-voltage* LNA is therefore chosen to drive those transconductance amplifiers that feature purely capacitive input impedance.

B. PMOS-based Open-Source Input Structure and Mixed-Voltage ESD Protection

Figure 2 depicts the schematic of the proposed LNA. In order to save voltage headroom and reduce the number of active device, the cascode structure was not applied. The main consequence of not using a cascode structure is a limited reverse isolation. The results, however, show that with proper sizings the reverse isolation is acceptable in the targeted frequency range. No matching network is required as the source node of a nanoscale transistor offers a simple broadband input impedance match.

The 1:1 balun equally splits the RF signal $V_{\rm rf}$ to M_1 and M_2 with opposite phases, where reverse-biased P⁺-diffusion diode $D_{\rm P}$, and N⁺-diffusion diode $D_{\rm N}$, are adopted for pin-to-rail ESD clamp. ESD-protection rail-clamp circuits incorporated with $D_{\rm P}$ and $D_{\rm N}$ offer low-ohmic discharge paths among the I/O supply voltage $-V_{\rm DD,I/O}$, the core supply voltage $-V_{\rm DD}$, and the common ground -GND. The aim of choosing a PMOS-based input structure instead of NMOS is illustrated by comparing the different bias conditions of the LNA and its pin-to-rail ESD clamp, as follows:

In case NMOS is selected as the input device together with an input common-mode voltage $V_{\text{CM,IN}}$ set to 0.6 V [Fig. 3(a)], the input swing is optimum as it is midway the rail-clamp supply that is the V_{DD} . Regrettably, $V_{\text{CM,IN}} = 0.6$ V will offset the output



Fig. 5. Diode-clamp I/O transfer curves and their 1st derivatives at different temperatures, showing the linear input swing versus the selected $V_{\text{CM,IN}}$.

common-mode level by the same amount, resulting in a limited output swing. Though $V_{\text{CM,IN}} = 0$ V can resolve such an output swing limitation [Fig. 3(b)], D_N at such a $V_{\text{CM,IN}}$ is at a higher risk of forward bias, unavoidably sacrificing part of the input swing.

Conventionally, the above tradeoff cannot be resolved by using PMOS devices as shown in Fig. 4(a). In this work, we propose to use $V_{\text{DD},I/O}$ as the driving voltage for the pin-to-rail ESD clamp. $V_{\text{DD},I/O}$ is commonly available in modern dual-oxide CMOS processes necessary for input-output (I/O) interfaces. Given that $V_{\text{DD},I/O} = 2.5$ V in the employed technology, the I/O swings can be concurrently maximized, as shown in Fig. 4(b). Besides that, considering the ESD robustness, $V_{\text{CM},\text{IN}} = V_{\text{DD}}$ balances the discharge capability of ± zapping events.

The improvement of the proposed input structure in the employed 90-nm CMOS technology is illustrated by plotting the diode-clamp I/O transfer curves and their 1st derivatives at typical and extreme temperatures [Fig. 5]. With $V_{CM,IN} = V_{DD} =$ 1.2 V, the linear input [$v_{sig}(t)$], even at the highest temperature, has a swing of roughly 3 V_{pp} in the PMOS case, while it is just roughly 0.8 V_{pp} in NMOS case with $V_{CM,IN} = GND$ (0 V).

C. Double Current Reuse for g_m -Enhancement

Current reuse is power-efficient in gain enhancement. In this work, current is doubly reused to boost the transconductance (g_m) . A simplified small-signal half-circuit equivalent of Fig. 2 is shown in Fig. 6. Firstly, M_1 gate-source terminals are coupled with a gain of -1 (i.e., capacitive cross-coupling [8]) such that the transconductance of M_1 , g_{m1} , is enhanced to g'_{m1} as given by,

$$g'_{m1} = (1 + A_x)g_{m1}$$
, (1)

where A_x stands for the voltage transfer of the highpass network: C_3 and R_1 . The capacitance division between M_1 's C_{GS} and C_3 gives $A_x < 1$.



Fig. 6. Single-ended small-signal equivalent circuit of the proposed LNA.

The capacitive cross-coupling reuses in the NMOS device, M_3 , to further enhance the overall transconductance G_m as given by,

$$G_m = g_{m1} + A_y g_{m3}$$
, (2)

3

where A_y is the voltage transfer of the highpass network: C_1 and R_3 . R_5 is a grounded resistor. R_5 and C_{OUT} in parallel with the output resistance of M_3 (i.e., r_{o3}), and the resistance looking into the drain node of M_1 [i.e., $R_{out,M1} = r_{o1} + R_S + g_{m1}r_{o1}(A_x + 1)R_S$,] gives the total output impedance Z_{OUT} ,

$$Z_{\text{OUT}} = R_5 // \left[r_{o1} + R_S + g_{m1} r_{o1} (A_x + 1) R_S \right] // r_{o3} // \frac{1}{j \omega C_{\text{OUT}}} .(3)$$

Grounded R_5 implemented with a high-resistive polysilicon is to linearize Z_{OUT} and optimize the output common-mode voltage. Since nanoscale transistors suffer from strong channel-length modulation, the conventional $1/g_m$ approximation of the LNA's source-node input impedance leads to poor matching between the calculated and simulated results. An accuracy expression of the resistive input impedance R_{IN} has to count all finite output impedances into account, i.e., r_{o1} of M_1 and r_{o3} of M_3 , yielding,

$$R_{\rm IN} = \frac{\frac{R_5 //r_{o3} //\frac{1}{j\omega C_{\rm OUT}} + r_{o1}}{1 + g_{m1}' r_{o1}} \ . \tag{4}$$

 $R_{\rm IN}$ in parallel with the input parasitic capacitance $C_{\rm IN}$ gives the input impedance $Z_{\rm IN}$ of the LNA as given by,



Fig. 7. Size of $M_3(M_4)$ versus RF performances: (a) $|S_{11}|$, $A_{v,diff}$ and NF. (b) power consumption, IIP3 and output –3-dB bandwidth.

$$Z_{\rm IN} = R_{\rm IN} // \frac{1}{j\omega C_{\rm IN}} .$$
 (5)

After all, the differential voltage gain of the LNA, $A_{v,diff}$, can be obtained,

$$A_{v,diff} = \frac{V_{out+} - V_{out-}}{V_{rf}} = \frac{2Z_{\rm IN}}{R_{\rm S} + 2Z_{\rm IN}} G_m Z_{\rm OUT} .$$
 (6)

D. Single-Stage Thermal-Noise Cancellation

Noise-cancelling LNAs using a cascading configuration have been reported, e.g., [9], [10]. However, additional amplification stages lead to higher NF and poor linearity. In this work, thermal-noise cancellation can be achieved in a single stage by taking advantages from the bi-directional coupling behavior of the balun, and the structure of the LNA after double-current reuse. Re-examining Fig. 2 we can observe that the thermal noise of M_1 (which can be modeled as a noise current source connecting its drain and source) is partly injected to V_{out} +, and partly negatively couples to the source of M_2 through the balun, and to the gate of M_2 (M_4) through the cross-coupling network R_2 - C_4 (R_4 - C_2). An identical noise coupling operation occurs around M_2 . Differentially, certain noise transfer paths will be



4

Fig. 8. Input matching design including package effects.

out phased from the others, yielding a way to cancel out the noise of M_1 with virtually no cost. Based on R_{IN} (but not Z_{IN} to simplify the noise analysis), it can be shown that the noise factor F of the LNA is given by,

$$F = 1 + \frac{\left[\frac{R_{S}R_{IN}}{R_{S} + 2R_{IN}}G_{m} - 1\right]^{2}g_{m1}\frac{\gamma_{1}}{\alpha_{1}} + g_{m3}\frac{\gamma_{3}}{\alpha_{3}} + \frac{1}{R_{5}}}{\left(\frac{2R_{IN}}{R_{S} + 2R_{IN}}\right)^{2}\left(\frac{4R_{IN}}{R_{S} + 2R_{IN}}\right)^{2}G_{m}^{2}\frac{R_{S}}{2}}, \quad (7)$$

where $\alpha_1(\alpha_3)$ and $\gamma_1(\gamma_3)$ are the process- and bias-dependent parameters of $M_1(M_3)$, respectively. A detailed deduction of Eq. (7) is given in the APPENDIX. Principally, the noise generated by $M_1(M_2)$ can be minimized by designing,

$$\frac{R_S R_{IN}}{R_S + 2R_{IN}} G_m = \frac{R_S R_{IN}}{R_S + 2R_{IN}} \left(g'_{m1} + A_y g_{m3} \right) \to 1 \quad . \tag{8}$$

Regrettably, since (6) and (7) are inter-dependent by most parameters, there is no straight way to minimize the overall *system* NF (NF = 10·log F) since $A_{v,diff}$ also affects the input-referred noise contribution of the succeeding circuits.

In order to co-optimize the key performance metrics, a constraint-based semi-computed design flow is applied. Given a power budget of 10 mW and a -3-dB output bandwidth of >1.7 GHz when driving a 0.3-pF load (the input capacitance of the polyphase I/Q-mixer scheme), the size of M_1 and R_5 are picked to fulfill the required R_{IN} , which must be close to $R_S/2$ for an acceptable S₁₁ (<-10 dB). R_5 is relatively low (250 Ω) to desensitize r_{o3} in Eq. (5) such that, without affecting the input match, tuning the size of M_3 can trade the $A_{v,diff}$, NF and linearity. Simulation results are plotted in Fig. 7(a) and (b), where the size multiplier (N) of M_3 is swept from 1 to 9. Selecting N = 5 yields the highest input-referred third-order intercept point (IIP3) since the 3rd-order derivative of the DC characteristic is close to zero at this N. The corresponding $A_{v,diff}$ is over 20 dB and NF is 2.5 dB. The -3-dB output bandwidth (1.84 GHz), $|S_{11}|$ (-16.3 dB) and power budget (9.6 mW) are satisfied.



Fig. 9. Input matching versus the inductance (L_{BW}) variation of the bondwire.

III. KEY PRACTICAL DESIGN ISSUES

A. Package Effect on Input Impedance Match

With the package effect (Fig. 8) taken into account, the single-ended (left-half) input impedance Z'_{IN} of the LNA is given by,

$$Z'_{\rm IN} = \frac{1}{j\omega C_{\rm OC}} / \left[j\omega L_{\rm BW} + R_{\rm BW} + \left(R_{\rm IN} / \frac{1}{j\omega C_{\rm IN}} \right) \right].$$
(9)

where C_{OC} denotes the parasitic capacitance of the leadframe and soldering pad on the testing board. L_{BW} and R_{BW} stand for the inductance and resistance of the bondwire, respectively. C_{IN} is the total input capacitance resulting from M_1 , D_N and D_P , the parasitic capacitance of C_1 and C_3 , and the bondpad (C_{PAD}).

Similar to the analysis addressed in [11], targeting an in-band $|S_{11}| < -10$ dB requires an input reflection coefficient magnitude $|\Gamma_{IN}|$ to satisfy,

$$\left|\Gamma_{\rm IN}\right| = \left|\frac{Z'_{\rm IN} - R_{\rm S}/2}{Z'_{\rm IN} + R_{\rm S}/2}\right| \le 0.32 \quad . \tag{10}$$

With $R_{\rm S} = 50 \ \Omega$ and a balun ratio of 1:1, $R_{\rm IN} = 25 \ \Omega$ achieves a superior $|S_{11}|$. However, the matched bandwidth is insufficient since $C_{\rm IN}$ will lower $Z_{\rm IN}$ when frequency is increasing. Thus, as shown in Fig. 8 as well, the optimal $R_{\rm IN}$ that can result in a broaden bandwidth should be a higher value in practice. Here, $R_{\rm IN}$ between 35 to 40 Ω gives an adequate $|S_{11}|$ over the desired bandwidth, avoiding any external resonant network.

Since the exact value of $L_{\rm BW}$ is uncertain in practice, the picked $R_{\rm IN}$ must guarantee a $|S_{11}| < -10$ dB over an acceptable range of inductance variation [12]. As shown in Fig. 9, the tolerable $L_{\rm BW}$ variation is from 1.5 to 3.5 nH for $R_{\rm IN} = 40 \Omega$.

B. Self-Startup Constant-g_m Bias Circuit

To tackle the PVT variation, a self-startup constant- g_m bias circuit is adopted. As depicted in Fig. 10, an off-chip resistor



5

Fig. 10. Self-startup constant- g_m bias circuit (with power up/down control).

 R_{REF} serves as the reference, such that $g_{m,Mb2}$ can be fixed to the inverse of R_{REF} by equalizing the dc bias current of M_{b1} and M_{b2} (they exhibit a ratio of 4 : 1 and are both long-channel devices) [13]. The generated V_{b1} is the bias voltage of the LNA's M_1 and M_2 . R_{REF} is scaled up by 10x to reduce the power consumption. Thus, the size ratio of M_{b2} to M_1 is set to 1:10 for a correct transconductance ratio.

The self-bias structure requires a start-up circuit. Diodeconnected M_{b7} guarantees that the bias circuit can be started up at power-on by satisfying,

$$V_{T,Mb5} + V_{T,Mb3} + V_{T,Mb7} + |V_{T,Mb2}| < V_{DD}$$
, (11)

and shut down afterwards by satisfying,

$$V_{\text{GS},Mb5} + V_{\text{GS},Mb3} + V_{\text{T},Mb7} + |V_{\text{GS},Mb2}| > V_{\text{DD}}$$
, (12)

where $V_{\rm T}$ is the threshold voltage of the transistor.

C. Power-Up/Down Control with Reliability Concern

Nanoscale circuits for mobile TV require particular attention of reliability in power-down condition since DVB-H uses time-slicing operation. In the employed 90-nm CMOS process, the proposed LNA operating at 1.2 V is free from hot carrier injection (HCI), time-dependent dielectric breakdown (TDDB) and absolute maximum rating (AMR). The primary concern is the negative bias temperature instability (NBTI) of all PMOS devices. To prevent large V_{GS} or V_{GD} in power-down mode, M_{b1} and M_{b2} in the self-startup constant- g_m bias circuit (Fig. 9) are pulled up to V_{DD} . In this way, the NBTI stress is transferred to the pull-up switches, M_{pu1} and M_{pu2} , which show no impact to the LNA in active mode. This technique simultaneously pulls up V_{b1} to V_{DD} , guaranteeing M_1 and M_2 of the LNA are also shut down in the same manner.

D. Mixed-Voltage ESD Protection Scheme

Protecting the nanoscale thin-oxide devices from ESD events requires well-designed discharge paths to the supply rails. This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I – REGULAR PAPERS, VOL. XX, NO. XX, DD MMMM YYYY



Fig. 11. Mixed-voltage ESD-protection scheme.

Figure 11 shows the designed mixed-voltage ESD clamps. Power clamps based on P+/N-well diode chains efficiently realize a sufficient high trigger voltage that is greater than the supply, such that the leakage current and the chance of accidental latching due to normal supply fluctuation are minimized. For instance, with a silicon diode threshold voltage of ~0.65 V, the $V_{\text{DD},I/O}$ -GND power clamp needs 5 diodes in series, whereas for V_{DD} -GND only 3 are necessary. The selected number of diodes in the $V_{\text{DD},I/O}$ - V_{DD} power clamp have had the precaution of different supply start-up sequences. For instance, $V_{\text{DD},I/O}$ may start before V_{DD} . The proposed scheme is optimized to avoid the happening of any forward-bias current in all supply start-up sequences.

The dimension of D_P (D_N) is 1 µm / 50 µm × 10. Since the technology determines that the parasitic capacitances resulting from D_P and D_N per unit area are $C_{DP} = 0.9$ fF/µm² and $C_{DN} = 0.74$ fF/µm², respectively, the imposed total parasitic capacitance at the input is ~870 fF, which occupies 44% of the total C_{IN} budget. The rest C_{IN} budget can be reserved for the C_{PAD} (~300 fF), the input parasitic capacitance of M_1 and the parasitic capacitances of C_2 , C_4 and C_5 , which are all metal-over-metal (MoM) capacitors.

IV. SIMULATION RESULTS, DISCUSSIONS AND BENCHMARKS

The LNA has been extensively characterized in *Cadence*TM environment with SPECTRE as the simulator. The device dimensions are listed in Table II. The package effects and parasitic capacitances at the input and output nodes have been modeled in all simulations. An extra load capacitor of 0.3 pF is added to account for the input capacitance of the succeeding

TABLE II					
DEVICE DIMENSION					

Device	Size	Device	Size		
<i>M</i> ₁ , <i>M</i> ₂	(10µm/0.08µm) x 10	R _{REF}	400Ω		
<i>M</i> ₃ , <i>M</i> ₄	(10µm/0.08µm) x 5	M _{b1}	(10µm/0.08µm) x 4		
R ₁ -R ₄	1µm x 40µm = 40kΩ	M _{b2}	(10µm/0.08µm) x 1		
C ₁ -C ₄	1µm x 40µm = 2.7pF	M _{b3} -M _{b7}	(1µm/0.32µm) x 8		
R ₅ , R ₆	10µm x 3µm = 250Ω	$D_{\rm P}, D_{\rm N}$	(1µm/50µm) x 10		



6

Fig. 12. RF performance comparison of using M_3 as a current source (i.e., only capacitive cross-coupling of M_1) or as an amplifier (double-current reuse).



Fig. 13. Two-tone tests at 695 and 700 MHz.

polyphase I/Q-mixer scheme. The ESD robustness of the RF-input pins to rail is tested using the Human Body Model (HBM) reference circuit [14]. A ±HBM voltage pulse is applied to the LNA's input to induce a large +/- zapping discharge current that has a rising/falling time of ~8 ns. Verified in all combinations, the LNA can withstand minimally ±4 kV of ESD zapping without causing internal or protection devices failure. This result fulfills the standard of "safe level" (i.e., ±4 kV) in the chip-level ESD specifications.

It would be interesting to compare the effectiveness of the double-current reuse technique to the simple capacitive cross-coupling. As shown in Fig. 12, with M_3 serving as an amplification device, there are roughly 1-dB and 3-dB improvements in terms of NF and $A_{v,diff_2}$ respectively.

Multi-band reception of mobile-TV standards does not pose rigid group-delay variation specification as the bandwidth usage of each standard is relatively small in comparing with that of the LNA. The simulated inband gain delay is 233±21 ps.

The in-band linearity is verified by two-tone tests as shown in Fig. 13. Thank to the cascode-free structure of the LNA and optimal gate-source voltage biasing, high IIP3 of +10.8 dBm



Fig. 14. RF performance in process corners: FAST-FAST (FF), SLOW-SLOW (SS), FAST-NMOS-SLOW-PMOS (FNSP) and SLOW-NMOS-FAST-PMOS (SNFP). (a) $A_{v,diff}$ (b) $|S_{11}|$ and (c) NF.

and -1-dB input-referred compression point (ICP) of -7.6 dBm are con- currently achieved. Other IIP3's among the desired signal band varies between +10.5 to +13.7 dBm. Out-of-band two-tone test at 2.0 and 2.1 GHz is also conducted (not shown),



7

Fig. 15. RF performances versus supply voltage variation.



Fig. 16. RF performances versus temperature variation.



Fig. 17. 100-time MC simulation results of the RF performances.

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I – REGULAR PAPERS, VOL. XX, NO. XX, DD MMMM YYYY

								No. of	ESD
Ref - Year	Technology	Bandwidth (GHz)	Gain (dB)	NF (dB)	IIP3 (dBm)	Supply (V)	Power (mW)	inductors	protection
[15] & This work ^S	90nm CMOS	0.1 ~ 1.89	20.6 ^{VG}	<2.7	+10.8 @ 0.7 GHz	1.2 *	9.6	0	$\pm 4 \text{ kV}$
[16] JSSC'08 ^M	65nm CMOS	0.2 ~ 5.2	13 -15.6 ^{vg}	<3.5	> 0	1.2	21	0	No
[17] JSSC'08 ^M	130nm CMOS	0.8 ~ 2.1	14.5 ^{VG}	2.6	+16	1.5	17.4	0	No
[18] ASSCC'07 ^M	180nm CMOS	0.05 -0.86	15 ^{vg}	2.5	+ 8.3	1.8	7.2	0	No
[19] RFIC'07 ^m	90nm CMOS	0.4 ~ 1	16 ^{PG}	<5.3	–17 @ 1 GHz	1.2	16.8	0	No
[20] TCAS-II'07 ^S	130nm CMOS	0.2 ~ 3.8	11.2 ^{VG}	<2.85	–2.7 @ 3 GHz	1.2	1.9	0	No
[20] TCAS-II'07 ^S	130nm CMOS	0.2 ~ 6.2	10.5 ^{vg}	<2.85	–2.7 @ 3 GHz	1.2	1.9	2	No
[21] TCAS-I'07 ^M	180nm CMOS	2.8 ~7.2	19.1 ^{PG}	<3.8	-1 @ 6 GHz	1.8	32	7	No
[22] PRIME'06 ^S	130nm CMOS	0.9 ~ 2.5	17 ^{PG}	2	-5	1.2	15.6	4	No
[23] RFIC'05 M	130nm CMOS	0.1 ~ 0.93	13 ^{PG}	4	-10.2	1.2	0.72	0	No
[24] CICC'05 M	130nm CMOS	0.1 ~ 6.5	19 ^{PG}	<4.2	+1	1.8	11.7	4	No
[25] ESSCIRC'05 M	130nm CMOS	3 ~ 5	26 ^{VG}	4	-13	1.5	45	4	\pm 1.5 kV
[26] ISCAS'05 ^S	130nm CMOS	3 ~ 10.7	11 ^{PG}	3	-8.2	1.2	4.8	5	No
[27] ASSCC'05 ^M	180nm CMOS	0.04 ~ 0.9	20.3 ^{PG}	4	-10.8 ~-12.7	1.8	43.2	0	No
[28] ISCAS'05 ^S	180nm CMOS	1.5 ~ 2.6	15.4 ^{PG}	0.9	-2.5	1.5	11	4	No
[28] ISCAS'05 ^S	180nm CMOS	3.2 ~ 4.8	17.9 ^{PG}	1.6	-4.5	1.5	13.2	4	No
[29] JSSC'05 ^M	180nm CMOS	2~4.6	9.8 ^{PG}	<5.2	-7	1.8	12.6	3	No
[30] TCAS-I'05 M	250nm CMOS	3.2 ~ 4.8	7 ^{PG}	<3.7	4 @ 4GHz	2.5	20	2	No
[31] ISSCC'04 ^M	180nm CMOS	2.3 ~ 9.2	9.3 ^{PG}	5.2	-6.7	1.8	9	5	No
[31] ISSCC'04 ^M	180nm CMOS	2.4 ~ 9.5	10.4 PG	5.3	-8.8	1.8	9	5	No
[32] MWSCAS'03 ^S	180nm CMOS	3 ~ 7	15.3 ^{PG}	<1.9	N/A	1.8	15	4	No

TABLE III BRIEF PERFORMANCE COMPARISON OF RECENTLY PUBLISHED WIDEBAND LNAS.

S: simulation results M: measurement results *: 2.5 V for ESD protection diode PG: power gain VG: voltage gain

The effects of differential imbalance to the performances of the LNA are simulated. 10% size mismatch between M_1 and M_2 still maintain the in-band common-mode and supply rejection ratios >50 dB. Since the LNA is intended to drive an integrated mixer, testing the reverse isolation S_{12} necessitating using a 50- Ω test buffer cannot tell the stability information of the LNA in its true operating condition. Thus, only the reverse voltage gain (i.e., the differential outputs coupled back to the input node) and transient simulation results can help to estimate the stability of the LNA. The simulated in-band reverse voltage gain is <-28 dB. The tolerable $C_{\rm L}$ is up to 1 pF without affecting the targeted $|S_{11}|$ of -10 dB. These tests give confidence that the LNA will be stable in practice.

As the impact of transistor variability in nanoscale process is continuously increasing, process corner and Monte-Carlo (MC) simulations are essential to investigate the robustness of the RF performances over PVT. A set of simulation counting the process (Fig. 14) supply voltage (Fig. 15) and temperature (Fig. 16) variations have been conducted. In addition, a set of 100time MC simulation of the RF performances was done (Fig. 17). These pre-silicon results rigidly verify the effectiveness of the proposed circuit techniques and the completeness of the design consideration. The LNA will be experimentally verified with the entire TV tuner.

Table III gives a comparison of the proposed LNA with respect to the recently published wideband CMOS LNAs [15]-

[32] (design with both simulation and measurement results are considered). It can be observed that most performance metrics of the current design are superior, in particular the voltage gain, power and linearity, even under high ESD protection.

8

V. CONCLUSION

An ESD-protected UWB LNA covering 170 to 1700 MHz for full-band mobile TV tuners in a 90-nm CMOS process has been described. ±4-kV ESD robustness at the RF input pins and +10.8-dBm IIP3 have been concurrently achieved by exploiting a 1.2/2.5-V-mixed ESD protection scheme and a PMOS-based open-source input structure. Reliability- and PVT-conscious bias techniques lead to competitive and robust RF performances. The LNA core employed double current-reuse and single-stage thermal-noise cancellation achieves 20.6-dB voltage gain and <2.7-dB NF with 9.6-mW power consumption.

VI. APPENDIX

The noise factor F of the proposed LNA is calculated by considering first the noise model of the key devices as shown in Fig. A1. Due to differential symmetry, separating R_S into two $R_S/2$ resistors and calculating the left-half circuit is sufficient as the noise contribution of M_1 , M_3 and R_5 are equal to that of M_2 , M_4 and R_6 , respectively. The four sources of noise, $R_S/2$, M_3 , R_5 and M_1 are given by



Fig. A1. Noise model of the proposed LNA.

$$\overline{V_{n,Rs/2}^2} = 4KT \frac{R_S}{2}$$
(A1)

$$\overline{I_{n,M3}^2} = 4KTg_{m3}\frac{\gamma_3}{\alpha_3}$$
(A2)

$$\overline{I_{n,R5}^2} = \frac{4KT}{R_5}$$
(A3)

$$\overline{I_{n,M1}^2} = 4KTg_{m1}\frac{\gamma_1}{\alpha_1} .$$
 (A4)

Secondly, the principle of superposition will be applied to calculate the differential output squared noise current due to each noise source, yields

$$I_{n,Rs/2,diffout}^{2} = \left| \frac{2R_{IN}}{R_{S} + 2R_{IN}} \frac{4R_{IN}}{R_{S} + 2R_{IN}} G_{m} V_{n,Rs/2} \right|^{2}$$
(A5)

$$I_{n,M3,diffout}^2 = \left| I_{n,M3} \right|^2 \tag{A6}$$

$$I_{n,R5,diffout}^2 = \left| I_{n,R5} \right|^2 \tag{A7}$$

$$I_{n,M1,diffout}^{2} = \left| \left(\frac{2R_{X}R_{IN}}{R_{X} + R_{IN}}G_{m} - 1 \right) I_{n,M1} \right|^{2} .$$
 (A8)

 $R_{\rm X}$ in Eq. (A8) represents the impedance observing from the LNA's input back to the balun as given by,

$$R_X = \left[\left(\frac{2}{1}\right)^2 R_{IN} / \left(\frac{R_S}{2} + \frac{R_S}{2}\right) \right] \left(\frac{1}{2}\right)^2 = \frac{R_S R_{IN}}{R_S + 4R_{IN}} \quad (A9)$$

Finally, F in Eq. 7 is obtained by dividing the total output noise power by the noise power of $R_s/2$ as given by,

$$F = 1 + \frac{I_{n,M1,diffout}^2 + I_{n,M3,diffout}^2 + I_{n,R5,diffout}^2}{I_{n,Rs/2,diffout}^2} . (A10)$$

Theoretically, for a perfect matched input impedance (i.e., $R_s = 2R_{IN}$) and ideal cross-coupling networks ($A_x = A_y = 1$), the noise contribution of M_1 can be fully cancelled in a single stage by setting $g_{m3} = 2g_{m1}$, recalling that $G_m = (1+A_x)g_{m1} + A_yg_{m3}$.

ACKNOWLEDGMENT

The authors would like to thank the Editor, Associate Editor and anonymous reviewers for their insightful comments, and Mr. K.-H. Ao Ieong for the valuable discussion at the initial stage of the project.

REFERENCES

- I. Vassiliou et al., "A 65 nm CMOS Multistandard, Multiband TV Tuner for Mobile and Multimedia Applications," *IEEE J. of Solid-State Circuits*, vol. 43, no. 7, pp. 1522-1533, Jul. 2008.
- [2] P.-I. Mak, S.-P. U and R. P. Martins, "Transceiver Architecture Selection – Review, State-of-the-Art Survey and Case Study," *IEEE CAS Magazine*, Vol. 7, Issue 2, pp. 6-25, June 2007.
- [3] P. Antoine, et al., "A Direct-Conversion Receiver for DVB-H," in IEEE ISSCC, Digest of Technical Papers, pp. 426-427, Feb. 2005.
- [4] D. Saias, et al., "A 0.12µm CMOS DVB-T Tuner," in IEEE ISSCC, Digest of Technical Papers, pp. 430-431, Feb. 2005.
- [5] I. Vassiliou et al., "A 0.18µm CMOS, Dual-Band, Direct-Conversion DVB-H Recever," in *IEEE ISSCC, Digest of Technical Papers*, pp. 606-607, Feb. 2006.
- [6] Falco Electronics SMD RF Balun, Available [online]: <u>http://www.falcomex.com/products/3/04-00.asp</u>
- [7] I. V R. Bagheri, A. Mirzaei, S. Chehrazi, M. Heidari, M. Lee, M. Mikhemar, W. Tang and A. Abidi, "An 800MHz to 5GHz Software-Defined Radio Receiver in 90nm CMOS," *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, pp. 480-481, Feb. 2006.
- [8] W. Zhuo, S. Shekhar, S. Embabi, J. Gyvez, D. Allstot and E. Sanchez-Sinencio, "A Capacitor Cross-Coupled Common-Gate Low-Noise Amplifier," in *IEEE Trans. On CAS-II: Express Briefs*, vol. 52, no. 12, pp. 875-879, Dec. 2005.
- [9] C.-F. Liao and S.-I Liu, "A Broadband Noise-Canceling CMOS LNA for 3.1–10.6-GHz UWB Receivers," *IEEE J. of Solid-State Circuits*, vol. 42, no. 2, pp. 329-339, Feb. 2007.
- [10] E. A. Klumperink, F. Bruccoleri, P. Stroet and B. Nauta, "Amplifiers Exploiting Thermal Noise Canceling: A Review" in *Proc. of Gallium Arsenide and other compound semiconductor Application Symp.* (GAAS), pp. 371-374, Oct. 2004.
- [11] K. Bhatia, S. Hyvonen and E. Rosenbaum, "A Compact, ESD-Protected, SiGe BiCMOS LNA for Ultra-Wideband Applications," *IEEE J. Solid-State Circuits*, vol. 42, no. 5, pp. 1121–1130, May. 2007.

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I – REGULAR PAPERS, VOL. XX, NO. XX, DD MMMM YYYY

- [12] G. Banerjee, K. Soumyanath and D. J. Allstot, "Desensitized CMOS Low-Noise Amplifiers," *IEEE Trans. On CAS-I: Regular Papers*, vol. 55, no. 3, pp. 752-765, Apr. 2008.
- [13] R. Zele and D. Allstot, "Low Power CMOS Continuous-Time Filters," *IEEE J. of Solid-State Circuits*, vol. 31, no. 2, pp. 157-168, Feb. 1996.
- [14] ESD Sensitivity Testing: Human Body Model (HBM) Component Level, ESD Association Standards, 1993.
- [15] P.-I. Mak, K.-H. Ao leong and R. P. Martins, "An Open-Source-Input, Ultra-Wideband LNA with Mixed-Voltage ESD Protection for Full-Band (170-to-1700 MHz) Mobile TV Tuners," in *Proc. IEEE ISCAS*, pp. 668-671, May 2008.
- [16] S. Blaakmeer, E. Klumperink, D. Leenaerts and B. Nauta, "Wideband Balun-LNA With Simultaneous Output Balancing, Noise-Canceling and Distortion-Canceling," *IEEE J. of Solid-State Circuits*, vol. 43, no. 6, pp. 1341-1350, Jun. 2008.
- [17] W.-H. Chen, G. Liu, B. Zdravko and A. M. Niknejad, "A Highly Linear Broadband CMOS LNA Employing Noise and Distortion Cancellation," *IEEE J. of Solid-State Circuits*, vol. 43, no. 5, pp. 1164-1176, May. 2008.
- [18] Y. Liao, Z. Tang and H. Min, "A CMOS Wide-Band Low-Noise Amplifier with Balun-Based Noise-Canceling Technique," in *Proc. IEEE A-SSCC*, pp. 91-94, Nov. 2007.
- [19] M. Vidojkovic, M. Sanduleanu, J. Tang, P.Baltus and A. Roermund, "A 1.2 V, Inductorless, Broad-band LNA in 90 nm CMOS LP," in *Proc. IEEE RFIC symp.*, pp. 53-56, Jun. 2007.
- [20] A. Amer, E. Hegazi and H. Ragai, "A Low-Power Wideband CMOS LNA for WiMax," *IEEE Trans. On CAS-II: Express Briefs*, vol. 54, no. 1, pp. 4-8, Jan. 2007.
- [21] Y.-J. Emery Chen and Y.-I. Huang, "Development of Integrated Broad-Band CMOS Low-Noise Amplifiers," *IEEE Trans. On CAS-I: Regular Papers*, vol. 54, no. 10, pp. 2120-2127, Oct. 2007.
- [22] B. Martineau, et al., "A Wideband LNA for Wireless Multi-standard Receiver in 130 nm SOI Process", in Proc. IEEE PRIME, pp. 449-452, Jun. 2006.
- [23] S. Wang, A. Niknejad and R. Brodersen, "A Sub-mW 960-MHz Ultra-Wideband CMOS LNA," in *Proc. IEEE RFIC symp.*, pp. 35-38, Jun. 2005.
- [24] S. Chehrazi, A. Mirzaei, R. Bagheri, and A. Abidi, "A 6.5 GHz Wideband CMOS Low Noise Amplifier for Multi-Band Use," in *Proc. IEEE CICC*, pp. 801–804, Sept. 2005.
- [25] R. Salerno, M. Tiebout, H. Paule, M. Streibl, C. Sandner and K. Kropf, "ESD-Protected CMOS 3-5GHz Wideband LNA+PGA Design for UWB," in *Proc. ESSCIRC*, pp.219–222, Sept. 2005.
- [26] R. Molavi, S. Mirabbasi, and M. Hashemi, "A Wideband CMOS LNA Design Approach," in *Proc. IEEE ISCAS*, pp. 5107–5110, May 2005.
- [27] D. R. Huang, et al., "A 40-900 MHz Broadband CMOS Differential LNA with Gain-Control for DTV RF Tuner", in Proc. IEEE A-SSCC, pp. 465-468, Nov. 2005.
- [28] Y. Wang, J. S. Duster, and K. T. Kornegay, "Design of an Ultra-Wideband Low Noise Amplifier in 0.13µm CMOS," in *Proc. IEEE ISCAS*, pp. 5067–5070, May 2005.
- [29] C.-W. Kim, M. S. Kang, P. T. Anh, H. T. Kim, and S. G. Lee, "An Ultra-Wideband CMOS Low Noise Amplifier for 3–5-GHz UWB System," *IEEE J. Solid-State Circuits*, vol. 40, no. 2, pp. 544–547, Feb. 2005.
- [30] J. Lerdworatawee and W. Namgoong, "Wide-Band CMOS Cascode Low-Noise Amplifier Design Based on Source Degeneration Topology," *IEEE Trans. On CAS-I: Regular Papers*, vol. 52, no. 11, pp. 2327-2334, Nov. 2005.
- [31] A. Bevilacqua and A. Niknejad, "An Ultra-Wideband CMOS LNA for 3.1 to 10.6 GHz Wireless Receivers," in *IEEE ISSCC Digest of Technical Papers*, pp. 382–383, Feb. 2004.
- [32] H. Doh, Y. Jeong, S. Jung, and Y. Joo, "Design of CMOS UWB Low Noise Amplifier with Cascade Feedback," in *Proc. IEEE MWSCAS*, pp. II-641–II-644, Jul. 2004.



Pui-In Mak (S'00-M'08) received the B.Sc. and Ph.D. degrees in Electrical and Electronics Engineering from the University of Macau (UM), Macao, China, in 2003 and 2006, respectively.

He was with Chipidea Microelectronics (Macau) Ltd in 2003. Since 2004, he has been with the Analog and Mixed-Signal VLSI Laboratory at UM, where he was a Research and Teaching Assistant (2004-2006), Invited Research Fellow (2006-2007) and (Co)-Coordinator of

the Wireless (Biomedical) Research Lines (2008-). He is currently an Assistant Professor at UM.

His current research interests are on wireless and biomedical circuits and systems, and engineering education. He authored a book - *Analog-Baseband Architectures and Circuits for Multistandard and Low-Voltage Wireless Transceivers* (Springer, 2007), and around 40 articles in IEEE/IET journals and conferences. He holds 1 US patent in pending and few more in applications. He is with the Technical Committee: CASCOM of IEEE Circuits and Systems Society (CASS) and Technical Program/Review/Organization Committee of AVLSIWS'04, APCCAS'08, ICCS'09 and ISCAS'09. He is the Tutorial Co-Chair of APCCAS'08. He is the Region-10 GOLD Representative (2007-) and Member (2009-2011) of the IEEE CASS Board-of-Governors. He is the Co-Organizer of the first CASS GOLD Session in ISCAS'09.

Dr. Mak is the (co)-recipient of the 2003 ASICON Student Paper Award, the 2004 MWSCAS Student Paper Award, the 2004 International Analog VLSI Workshop Best Paper Award, the 2005 PRIME Silver Leaf Certificate, the 2005 DAC/ISSCC Design Contest Award and the 2008 APCCAS Merit Student Paper Certificate. He receives the 2009 Clare-Hall Visiting Fellowship from the University of Cambridge, UK. He was decorated by the Macao Government in 2005 with the Honorary Title of Value.



Rui P. Martins (M'88-SM'99-F'08) received the Bachelor (5-years), the Masters, and the Ph.D. degrees and the *Habilitation* for Full-Professor from the Electrical Engineering and Computers Department, Instituto Superior Técnico (IST), Technical University of Lisbon (TUL), Lisbon, Portugal, in 1980, 1985, 1992 and 2001, respectively.

He has been with the Electrical Engineering and Computers Department of IST/TUL, since October 1980.

Since 1992, he has also been with the Electrical and Electronics Engineering Department, Faculty of Science and Technology (FST), University of Macau (UM), Macao, China, on leave from IST, where he is a Full-Professor since 1998. In FST he was the Dean of the Faculty from 1994 to 1997 and presently he is the Vice-Rector (Research) of University of Macau, post that he holds since 1997. He has co-authored 2 books, 1 book chapter, 3 US Patents (2 submitted and 1 pending), close to 30 scientific journal papers and more than 100 refereed conference papers in the areas of microelectronics, electrical and electronics engineering, and engineering education. His research interests include multirate signal processing, analog and mixed-signal integrated circuit design, as well as microwave filtering.

Dr. Rui Martins is an IEEE Fellow, was the Founding Chairman of the IEEE Macau Section from 2003 to 2005, and he is the Chairman of the IEEE Macau Joint-Chapter on CAS/COM since its creation in August 2005. He is also the *General Chair* of the IEEE Asia-Pacific Conference on Circuits and Systems - APCCAS 2008 that will be held in Macao, in December 2008. He was the recipient of 2 government decorations: the Medal of Professional Merit from Macao Government (Portuguese Administration) in 1999, and the Honorary Title of Value from Macao SAR Government (Chinese Administration) in 2001.