





Goals



Verification remains the central goal

SystemVerilog is a vehicle

Emphasis on verification aspects of SystemVerilog

Some features of SystemVerilog will be not be covered

Emphasis is not on the synthesizable subset

Emphasis is to use the high level/abstract constructs to make the testbenches more <u>readable, maintainable and modular</u>

























		1
first (
last ()	/	
next ()		
prev ()		
num ()		
name ()		
typedef	<pre>enum {red, green, blue, yellow} Colors;</pre>	
forever	c = c.firsc();	
TOLEVEL	Sdisplay("%s : %d\n", c.name, c.):	
	if (c == c.last()) break ;	
	c = c.next();	
end		

]	Bitwise Operators
	~	~m	Invert each bit of m
	&	m&n	Bitwise AND of m and n
	I	m n	Bitwise OR of m and n
	^	m^n	Bitwise EXOR of m and n
	~^	m∼^n	Bitwise EX NOR of m and n
		Unary	Reduction Operators
&	&m	AND	all bits of m together (1-bit result
~&	~&m	NAN	D all bits of m together (1-bit rest
	m	OR a	ll bits of m together (1-bit result)
~	~ m	NOR	all bits of m together (1-bit result
^	^m	EXO	R all bits of m together (1-bit resu
~^	~^m	EXN	OR all bits of m together (1-bit re

		Arithr	netic Operators
+	m+r	ı	Add n to m
-	m-n		Subtract n from m
-	-m		Negate m (2's complem
*	m*r	ı	Multiply m by n
/	m/n		Divide m by n
%	m%	n	Modulus of m/n
[Log	ical Operators
	!	!n	Is m not true?
	&&	m&&n	Are both m AND n
			true?

==	m==n	Is m equal to n? (1-bit True/False result)
!=	m!=n	Is m not equal to n? (1-bit True/False result)
Id	entity Op	erators (Compares logic values of 0,1,X and Z)
===	m^n	Is m identical to n? (1-bit True/False results)
!==	m~^n	Is m not equal to n? (1-bit True/False result)
		Wild Eqality Operators
=?=	m=?=n	A equals b, X and Z values are wild cards
!?=	m!?=n	A not equals b, X and Z values are wild cards

- either match or mismatch, never resulting in X. The =?= and !?= operators treat X or Z as wild cards that match any value, thus, they too never result in X.

Packages
The package declaration creates a scope that contains declarations intended to be shared among one or more compilation units, modules, macromodules, interfaces, or programs.
Items within packages are generally constants, type definitions, tasks, and functions. Items within packages cannot have hierarchical references.
<pre>package ComplexPkg; typedef struct { float i, r; } Complex;</pre>
<pre>function Complex add(Complex a, b); add.r = a.r + b.r; add.i = a.i + b.i; endfunction</pre>
<pre>function Complex mul(Complex a, b); mul.r = (a.r * b.r) - (a.i * b.i); mul.i = (a.r * b.i) + (a.i * b.r); endfunction</pre>
endpackage: ComplexPkg











	Instantiation implicity .name port connections	Ć
	If the actual name and size is the same as formal .name ≡ .name(name) Exceptions need to be explicitly named	
module a	alu_accum3 (output [15:0] dataout, input [7:0] ain, bin, input [2:0] opcode,	
	<pre>input clk, rst_n);</pre>	
wire	<pre>input clk, rst_n); [7:0] alu_out;</pre>	
wire alu U	<pre>input clk, rst_n); [7:0] alu_out; 1 (.alu_out, .zero(), .ain, .bin, .opcode);</pre>	
wire alu U accum	<pre>input clk, rst_n); [7:0] alu_out; 1 (.alu_out, .zero(), .ain, .bin, .opcode); U2 (.dataout(dataout[7:0]), .datain(alu_out),</pre>	









Always
Comes in four flavours:
always – the old verilog legacy. Not recommended
always_FF. Clocked synchronous body
posedge clk and negedge reset_n are the
standard signals in the sensitivity list
always_comb: To infer combinational logic
Sensitivity list is inferred from signals involved
in the RHS of expressions.
always_latch: When the intention is to infer latch
Sensitivity list is inferred from signals involved
in the RHS of expressions.



Functions



Functions are similar to tasks except that they can return a value, which can be void

Corresponds to functions in VHDL

```
function logic [15:0] myfunc1(int x, int y);
    myfunc1 = x - y;
endfunction
```

function logic [15:0] myfunc2; input int x; input int y; myfunc2 = x+y-5; endfunction



<pre>#delay; #delay <data object=""> =</data></pre>	<pre>#delay; #delay <data object=""> =</data></pre>	1	iming Contr	01
<pre>#delay <data object=""> =</data></pre>	<pre>#delay <uala object=""> =</uala></pre>	#delay <dat< th=""><th>a objecta -</th><th><pre>covpreggion>.</pre></th></dat<>	a objecta -	<pre>covpreggion>.</pre>
<pre><data object=""> = #delay <expression>; <data object=""> <= #delay <expression>; @(edge signal or edge signal or)</expression></data></expression></data></pre>	<pre><data object=""> = #delay <expression>; <data object=""> <= #delay <expression>; @(edge signal or edge signal or)</expression></data></expression></data></pre>	#delay <dat< td=""><td>a object> <=</td><td><expression>;</expression></td></dat<>	a object> <=	<expression>;</expression>
@(edge signal or edge signal or)	@(edge signal or edge signal or)	<da <da< td=""><td>uta object> = #delay uta object> <= #delay</td><td><pre><expression>; < <expression>;</expression></expression></pre></td></da<></da 	uta object> = #delay uta object> <= #delay	<pre><expression>; < <expression>;</expression></expression></pre>
	wait (arprassion)	(@	edge signal or edge s	<i>ignal</i> or)

Cont	rol Constru	icts	
If <expression> statement or</expression>	statement group	Unique if	
else statement or	statement group	Priority if	
case <express case_match1 case_match2 default: st endcase</express 	sion> : statement or sta :, case_match3: sta :atement or stateme: <i>Casez</i> <i>Casex</i> <i>Priority case</i> <i>Unique case</i>	tement_group tement or statement nt_group	_group

initia lo	; l begin op1: for (int i = 0; i <= 255; i++)
en	d
initia lo	<pre>l begin op2: for (int i = 15; i >= 0; i)</pre>
en endmodule	d

Iter	cative Constructs – contd.
string int pr	words [2] = { "hello", "world" }; od [1:8] [1:3];
foreac \$di and va	<pre>h(words [j]) splay(j , words[j]); // print each index lue</pre>
foreac	h (prod[k, m]) prod[k][m] = k * m; // initialize
foreve	er statement or statement_group
repeat	: (number) statement or statement_group
while	(expression) statement or statement_group
do sta	atement or statement group while (<i>expression</i>)







```
typedef struct packed { // default unsigned
             bit [3:0] GFC;
             bit [7:0] VPI;
             bit [11:0] VCI;
             bit CLP;
             bit [3:0] PT ;
             bit [7:0] HEC;
             bit [47:0] [7:0] Payload;
             bit [2:0] filler;
} s_atmcell;
typedef union packed { // default unsigned
                    s_atmcell acell;
                    bit [423:0] bit_slice;
                    bit [52:0] [7:0] byte_slice;
             } u_atmcell;
   u_atmcell u1;
   byte b; bit [3:0] nib;
   b = u1.bit_slice[415:408]; //= b = u1.byte_slice[51];
   nib = u1.bit_slice [423:420]; // = nib = u1.acell.GFC;
```





```
string SA[10], qs[$];
int IA[*], qi[$];
// Find all items greater than 5
qi = IA.find(x) with (x > 5);
// Find indexes of all items equal to 3
qi = IA.find_index with ( item == 3 );
// Find first item equal to Bob
qs = SA.find first with ( item == "Bob" );
// Find last item equal to Henry
qs = SA.find_last( y ) with ( y == "Henry" );
// Find index of last item greater than Z
qi = SA.find_last_index( s ) with ( s > "Z" );
// Find smallest item
qi = IA.min;
// Find string with largest numerical value
qs = SA.max with ( item.atoi );
// Find all unique strings elements
qs = SA.unique;
```

















