

## **Basic SYNOPSYS User Guide**





## Outline

- Setup system environment
- Default Synthesis
- > Setting Design SPEC.
- Setting Operating Environment
- Setting Design Constraint
  - Combinational circuits
    - -- Timing constraints
  - Sequential Circuits
    - -- Specify the clock
    - -- Setting input delay
    - -- Setting output delay



Simulation of Synthesized Circuit



## Setup a New Synopsys User

 Add the contents of /usr/synopsys/cicSynop/synopsys.cshrc to your .cshrc hsieh> cat /usr/synopsys/cicSynop/synopsys.cshrc >> .cshrc hsieh> source .cshrc hsieh> design\_analyzer& 

啓動 Synopsys Design Analyzer

Use online documentation
 hsieh> cd
 hsieh> cp /usr/synopsys/cicSynop/lview .
 hsieh> iview&





## .synopsys\_dc.setup File

G√:在.synopsys\_dc.setup定義了啓動 design compiler 時的設定以及使用的 cell Library.

↔:.synopsys\_dc.setup 檔案使用者可洽系統管理者.此檔案可複製到 user 的目錄下方便修改.

 ←: 在.synopsys\_dc.setup 中所使用的 Library 相關設定如下:

 search\_path = {. /vlsi-a/Librarys/LIB06\_V2/Synopsys/usr/synopsys/libraries/syn};

 Synopsys libraries/syn};

 Search\_path = {. /vlsi-a/Librarys/LIB06\_V2/Synopsys/usr/synopsys/libraries/syn};
 ville
 Synopsys libraries/synopsys/libraries/syn};
 Synopsys libraries/synopsys/libraries/syn};

 Synopsys libraries/synopsys/libraries/syn};

 Synopsys libraries/synopsys/librarie

(在 CADENCE 中使用 verilog IN 時不可有 tri\_state 的敘述)





### Hsieh > design\_analyzer &

- 8	ynopsy	s Desi	gn Ana	dyzer				_	
<u>S</u> etu	- <u>F</u> ile	Edit	₩18m	Attributes	<u>Analysis</u>	Tools			Help
									A
0 50									
, Alakar									
rl									
<u>،</u>									
	Synopsy	s, Inc	. (c)						
Syno	ipsy	s, Inc	. (c)						



啓動 Synopsys Design Analyzer 後的畫面:



## **Default Synthesis**

Synopsys Design Analyzer         Setup       File       Edit       Yere       Attributes       Apalyzer         Analyze       Analyze       Import       Import	xois Help	<ul> <li>由 File → Read 出現 Read File window。</li> <li>在 Read File window 中選擇要合成 的 verilog file,然後按 OK。</li> <li>(此時系統會開出一個 Verilog window,見下頁圖)</li> </ul>		
		Read File     File Name(s): alu.v,     Directory: c/ms85/mcchang/Wholechip/project/Group4    / (Move up one directory)     acc.v     alu.v		
<b>於</b> 第 <u>6</u> 頁	Read Formats button Synopsys formats DB (binary) : .db equation : .eq state table : .st Verilog : .v PLA(Berkeley Espresso) : .pla FDIF	alurom.v b.v cin.v reset.v shift.v sign.v sp.v File Format: Verilog		



第<u>7</u>頁

- Synopsys D	esign Analyzer		-□図 接著 系統呼叫 Verilog-XL
<u>S</u> etup <u>F</u> ile <u>E</u> d	it <u>V</u> iew Attri <u>b</u> utes <u>A</u> nalysis	: <u>T</u> ools	世 <sup>地</sup> 丰 compile 所輸入的
品			verilog file,結果顯示於 Verilog window。
		Ύ=Α•Β ALU	Verilog          Loading db file '/usr/synopsys/libraries/syn/standard.sldb'         Loading db file '/usr/synopsys/libraries/syn/gtech.db'         Loading up file '/usi-a/Librarys/LIB06_V2/Synopsys/cb60hp231d.db'         Loading verilog file '/vlsi-c/ms85/mcchang/Wholechip/project/Group4/alu.v'         Reading in the Synopsys verilog primitives.         /vlsi-c/ms85/mcchang/Wholechip/project/Group4/alu.v'         Statistics for case statements in always block at line 40 in file         '/vlsi-c/ms85/mcchang/Wholechip/project/Group4/alu.v'
Left Buttor	n: Select - Middle Button:	Add/Modify Select -	Current design is now '/vlsi-c/ms85/mcchang/Wholechip/project/Group4/ALU.db:ALU' ("ALU") design_analyzer> Loading db file '/usr/synopsys/libraries/syn/generic.sdb' Loading db file '/vlsi-a/Librarys/LIB06_V2/Synopsys/cb60hp231d.sdb' Loading db file '/usr/synopsys/libraries/syn/1_25.font' 1 design_analyzer>
M	Verilog wi	ndow ———	Show Nort Provides Cancel



## **Default Synthesis (cont.)**

- 常見的錯誤如下:
- Syntax error

verilog 語法錯誤

Unsupported statements

delay, initial, repeat, wait, fork, event, deassign, force, release

Unsupported definitions and declarations

primitive, time, event, trand, trior, tri0, trireg

- Unsupported operators
  - •=== and !==
  - Division operator ( / )
  - Modulus operator (%)
- Unsupported gate-level constructs
  - nmos, pmos, cmos, rnmos, rpmos, rcmos
  - pullup, pulldown
  - rtran, tranif0, tranif1, rtranif0, rtranif1





第<u>9</u>頁

<ul> <li>Synopsys Design Analyzer</li> <li>Setup Eile Edit View Attributes Analysis</li> <li>□</li> <li>□<th>Iools       Help         Design Optimization       Finite State Machines         FPGA Compiler       Test Synthesis         Itest Synthesis       Itest Synthesis         Itest Synthesis       <td< th=""><th>▲ Tools → Design Optimization 出現 Design Optimization window •<!--</th--></th></td<></th></li></ul>	Iools       Help         Design Optimization       Finite State Machines         FPGA Compiler       Test Synthesis         Itest Synthesis       Itest Synthesis         Itest Synthesis <td< th=""><th>▲ Tools → Design Optimization 出現 Design Optimization window •<!--</th--></th></td<>	▲ Tools → Design Optimization 出現 Design Optimization window • </th
Design: ALU (ALU,db)	Designs View	<ul> <li>✓ Verify Design</li> <li>✓ Verify Effort: ◆ Low ◆ Medium ◆ High</li> <li>Allow Boundary Optimization</li> <li>Execute in: ◆ Foreground ◆ Background</li> <li>OK</li> <li>Cancel</li> </ul>







第<u>11</u>頁

Synopsys Design Analyzer           Setup         File         Edit         View         Attributes         Analysis         Tools	●□■  合成前	
Hierarchical view bottom		
	Synopsys Design Analyzer Setup File Edit View Attributes Analysis Tools	<u>– L ×</u> Help
Y=A+B ALU		
	└────────────────────────────────────	
Left Button: Select - Middle Button: Add/Modify Select -	的 icon 是不同的。	
L,		Designs View
合成後(Hierarchical view)	Design: ALU (ALU.db)	



Synopsys Design Analyzer           Setup         Eile         Edit         View         Attributes         Analysis	Tools	■■■■ ■■ ■ ■ ■ ■ ■ ■ ■ 単 単 単 単 単 単 単 単 単 単 単 単 単	,左 n
		Synopsys Design Analyzer     Setup File Edit View Attributes Analysis Tools	
Sy bo	/mbol view ottom	ALUop [2:0]       ALU2BITSWAP [7:0]         CIN2ALU       ALU         CIN2ALUse1       ALU         CIN2ALU[7:0]       C3         TMP 12ALU [7:0]       C5         TMP 22ALU [7:0]       C7	
⊡ Design: ALU (ALU.db)			
▶ 點選此處	vmbol view	Current Design: ALU Symbol View Net: n434	N
第 <u>12</u> 頁			







到此,Synopsys已經為我們的 verilog code 合成電路 (如上圖),但是這電路是由 Synopsys 根據原始的設定合成的.
 Synopsys 是假設 input drive is infinite, output capacitance is zero,也沒有相關的 Operating conditions, Timing, Area 等資訊 (因為在.synopsys\_dc\_setup 中並沒有設定)。這些都不是真實的情況,所以我們需要針對我們的 Spec. 設定我們設計上的 Constraints,使 Synopsys 能依據我們的需要將 Design 做最佳化 (Optimization).





## **Setting Design SPEC.**







## **Setting Operating Environment**







若只選擇一個 port 時,此處會出現 port name 及原始的設定值。 填入欲設定的值後按 Apply

↔: 其他設定均如上圖所述。







第<u>18</u>頁











## **Setting Design Constraint**

- Optimization constraints
  - Maximum delay , Minimum delay
    - For combinational circuits
      - Select the start and end points of the concerned paths
    - For sequential circuits
      - Specify the clock
      - Setting input delay
      - Setting output delay
  - Maximum area





## **Combinational circuits**





Setup File

品 三 ひ 丁

♦

Currer Port:

第23頁

國立中正大學 電機工程研究所 CCU EE VLSI Group

## **Setting Constraints (cont.)**

sposign Analyzer     Edit View Attributes Analysis Tools     Uperating Environment     Optimization Constraints   Optimization Directives     R1   clk   reset_Inst     S1   S3   S4   S5   S6   ph1   ph2           t Design: timegen     Symbol View	由 Attributes → Optimization Constraints → Design Constraints 即可進入設定 Design constraints window ● Cesign Constraints Usign Name: [LOCK_TEST/8051_timing_gen/timegen.db;timegen] Optimization Constraints: Max Area: 600 Max Powers Design Rules:
reset_inst - Port; reset - Port; clk - Port; R1 - Port; ph2 - Port; ph1 在 Max Area 欄中 Area 大小 (單位 : gates). 因爲沒有 license ,所以無法對 power 設定 constraint .	Max Fanout: Max Transition: Test Constraints: Min Fault Coverage: 95% = Area Critical I Timing Critical
↔: 視情況而定, default 是不需設定	Apply Cancel



## **Combinational circuits**





國立中正大學 電機工程研究所 CCU EE VLSI Group





國立中正大學 電機工程研究所 CCU EE VLSI Group





Setup Eile Edit View Attributes Analysis Tools	<u>H</u> elp	設定 constraints 定的 port, 圖例	s時,必須先點選組 是圈選所有的 po	次設 rts
Imp 12 ALU [7 • 0]     Imp 22 ALU [7 • 0]       Imp 22 ALU [7	Synopsys Design         Setup       File         Edit       Setup         III         D         III         D         III         D         III         D         III         III         D         III         D         III         D         III         III         III         III         III         IIII         IIII         IIII         IIII         IIIII         IIIIII         IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	n Analyzer View Attributes Analysis Tools ALUop [2:0] CIN2ALU CIN2ALUsel ALU 212ALU[7:0]	ALU2BITSWAP [7 0]	Help
<b>)</b> 第 <u>27</u> 頁	Current Design: Port: CIN2ALUse	222ALU[7•0]	Symbol Vie - Port: C6 - Port: C3 - Bus Port:	J J TMP22ALU



國立中正大學 電機工程研究所 CCU EE VLSI Group









國立中正大學 電機工程研究所 CCU EE VLSI Group

	Report Output	🗾 🛛 Timing 🗸	不符 Spec. 但是 Sv	/nopsvs
ľ	design_analyzer>	野 usar	Synonsys 口早書	甘品能够雪胶合成
	Renort + area		Oynopsys 穴正盔	来们肥府电哈日风
	Design : ALU	Report Output		×
	Version: 1997.08	A Path Group: default		
	Date : Sun Mar 1 17:03:53 1998	Path Type: max		
	******			
	and the second se	Point	Incr Path	
	Library(c) Used:			
	<pre>cb60hp231d (File: /vlsi-a/Librarys/LIB06_V2/Synopsys/cb60hp231d.db)</pre>	input external delay	0.00 0.00 f	
		ALUop[2] (in)	0.00 0.00 f	
	Number of ports: 32	U81/z (xo02d1)	1.50 f	
	Number of nets: 192	U61/z (or02d2)	0.77 2.27 f	
	Number of cells: 171	U54/zn (nd04d1)	0,69 2,96 r	
- i I	Number of references: 27	U58/zn (fn01d2)	0.28 3.24 f	
		U32/zn (oa03d1)	0,99 4,23 r	
	Combinational area: 289,500000	U34/zn (fn01d2)	0,29 4,53 f	
	Noncombinational area: 0,000000	U37/zn (fn01d2)	0.43 4.96 r	
	Net Interconnect area: 1.236400	U12/zn (fn01d2)	0,29 5,26 f	
		U14/zn (fn01d2)	0,28 5,54 r	
	Total cell area: 289,500000	018/z (an02d2)	0,55 6,09 r	
	lotal area: 230,736389	U22/z (or02d1)	0,67 6,76 r	
	Lee The surplus of Declaration and the state of the second state o		1.49 8.25 f	
	design analyzer/ rentonming report_timing on port (/	data annival tina	0.00 8.25 f	
		data arrivai time	8,20	
	Percet + timino	may delay	7 00 7 00	
	-nath full	output external delau	0.00 7.00	
	-delau max	data required time	7.00	
	-max paths 1			
	Design : ALU	data required time	7,00	
	Version: 1997.08	data arrival time	-8,25	
X				
	4	slack (VIOLATED)	-1,25	
			1	
	Show News Previous Cancel			
	🔪 🥂 右無法符合 Spec. 就只有修止電 📕			
		Channel	Nave Oraniana	Cancel
	┗♥┛ 路的設計或更換 codeing style. □	0.400	100.0	Cancer
笛 2				Transverses
স্ <u>ম</u>				



國立中正大學 電機工程研究所 CCU EE VLSI Group









國立中正大學 電機工程研究所 CCU EE VLSI Group Combinational circuits (Cont.)





# **Sequential Circuits**





### **Specify Clock**





第35頁

## Specify Clock (cont.)





## Specify Clock (cont.)

Specify Clock     Clock Name: clk     Port Name: clk	若欲調整 duty cycle, 先點選 clock edge (數字 顏色變紅, Edge 欄中會出現原設定時間 然後在 Edge 欄中塡入設定時間後按 enter
0.0 10.0   Period: 20   Edge: 9.9727,     Skew     I Dont Touch Network     Fix Hold     Apply     Cancel	鍵即可調整 duty cycle,最後按 Apply 確定
<ul> <li>↔:使用滑鼠左鍵點選 edge 按住不放後拖 滑鼠也可調整 duty cycle,最後按 Apply 確定</li> <li>第 36 頁</li> </ul>	曳 I Dont Touch Network I Fix Hold Apply Cancel


## **Specify Clock (cont.)**

Specify Clock	×
Clock Name: clk	
Port Name: clk	
0.0	10,0 20,0
Period: 20	Edge:
⊒ Dont Touch Network Apply	Skew Fix Hold Cancel

點選 Skew bottom進入設定 clock skew window



### 點選 Propagated bottom 並設定 skew time (ns) 後按 Apply

Skew	×
Clock Name: clk	
Clock Delay Type	_
💠 Ideal	
Rise: Fail:	]
🗖 Samo Riso and Fall	
Propagated	
Uncertainty	_
Min: 1 Max: 1	
Same Min and Max	
Apply Cancel	



第38頁

## MAX. Delay & MIN. DELAY







## **Setting Input Delay**





### **Setting Output Delay**



第40頁



### Setting Constraints -- sequential circuit





第42百





Synopsys Design Analyzer		- 🗆 ×
Setup File Edit View Attributes	Analysis Tools	Help
	Link Design Check Design Time Design Show Met Load Show Net Load Show Net Load Clear Ctrl+H Highlight Critical Path Ctrl+T Test Report Report RIL Analyzer Selected Ctrl+E Control Control	
Current Design: ROMPRT	Schematic Vi	ew
Left Button: Select - Middl	le Button: Add/Modify Select – Right Button: Menu	

所有環境變數設定完後,由 Analysis → Highlight → Critical Path, Synopsys 會將電路的 Critical Path 顯 示 (如圖)



&∕:

由此可看出 Synopsys 在 combinational circuit 與 sequential circuit 上對 Critical Path定義的差異.因此不能使用這樣的方法分析 Critical Path.









Synopsys Design Analyzer	
<u>Setup File Edit View Attributes Analysis Tools</u>	<u>H</u> elp
Link Design Check Design Time Design Show <u>Timing</u> Show <u>Net Load</u> Highlight <u>Clear</u> Ctrl+H Test Report Report Nax Path <u>Max Path</u> Ctrl+A Max <u>Path</u> <u>Max Path</u> <u>Ctrl+A</u> Max <u>Path</u> <u>Max Path</u> Ctrl+A Max <u>Path</u> <u>Max Path</u> <u>Ctrl+A</u> Max <u>Path</u> <u>Max Path</u> <u>Ctrl+A</u> <u>Max Path</u> <u>Ctrl+A</u> <u>Max Path</u> <u>Max Path</u> <u>Ctrl+A</u> <u>Max </u>	

如同上頁(只要點選該 gate) 由 Analysis → Highlight → Max Path → Max Path 即可觀察該點的 timing path .(如同下頁所示)







Cancel

Save

Clear









第<u>48</u>頁





\_ 🗆 🗵 Setup File Edit View Attributes Analysis Tools Help ↔ ₽ ⊴ Current Design: ROMPRT Schematic View Pin: U9/zn - Bus Port: counter































Cancel

Clear

Save



**》** 第<u>56</u>頁



# **Differences of coding**

- structure
- key word ---- //synopsys

細節部分請參考 SYNOPSYS on line document --- HDL Compiler for Verilog Reference





### **Structure**

Coding 上的差異可以影響合成的結果, synopsys 可以讓 user自行對 Coding 做不同的組合, 以達成不同的目的. 詳細的說明請參考 HDL Compiler for Verilog Reference --- Chapter 8 (SYNOPSYS on line document). 底下是一個例子.

```
module coding_1(a, b, c, d, out);
                                             module coding_2(a, b, c, d, out);
input [3:0] a, b, c, d;
                                            input [3:0] a, b, c, d;
reg [3:0] outtmp;
                                            reg [3:0] outtmp;
output [3:0] out;
                                            output [3:0] out;
always @(a or b or c or d) begin
                                             always @(a or b or c or d) begin
outtmp = a + b + c + d;
                                             outtmp = ((a + b) + (c + d));
                             difference
end
                                             end
assign out = outtmp;
                                             assign out = outtmp;
endmodule
                                             endmodule
```









- Repor design. \*\*\*\*\* Report Design Version Date \*\*\*\*\* 1 Library cb6

н Number Number Number Number 1 Combina Noncomb Net Int Total o Total a √ 1 

第<u>60</u>頁

-	Report Output	X		Report Output	X
4	design_analyzer> Informa	ation: Updating design information (UID-85)		design_analyzer>	
				*****	*****
	*****	*******		Report : area	
	Report : area			Design : test1	
	Design : test			Version: 1997.08	
	Version: 1997.08			Date : Tue Mar 3 16:31	:17 1998
	Date : Tue Mar 3 16:2	21:00 1998		*****	******
	*****	********			
				Library(s) Used:	
	Library(s) Used:			cb60hp231d (File: /vl:	si-a/Librarys/LIBO6_V2/Synopsys/cb60hp231d.db)
	cb60hp231d (File: /v	vIsi-a/Librarys/LIBO6_V2/Synopsys/cb60hp231d.db)			00
	Number of contra	00		Number of ports:	20
	Number of ports:	20		Number of nets:	40
	Number of cells*	51		Number of referencest	
	Number of references*	10		Number of references.	5
		10		Combinational area:	85,000000
	Combinational area:	86.500000		Noncombinational area:	
	Noncombinational area:	0,000000		Net Interconnect area:	0,232000
	Net Interconnect area:	0,241000		····	
	•			Total cell area:	85,000000
	Total cell area:	86,500000		Total area:	85,232002
	Total area:	86,740997		1	
÷	1		<b>T</b>	design_analyzer>	
Υ.	<u></u>	Path Timing			Path Timing
	Show	Source: b[0]		Show	Source: d[0]
_		Destination: U16/z			Destination: U18/z
		Path Value: 5,87			Path Value: 4.62
		Slack Value: unconstrained			Slack Value: unconstrained
(	Codina 1	Path Tupet and Call	(	Codina 2 🛛	Path Tupet your Call
	Jouni <u>g_</u> i		•		
		Save Clean Cancel			Save Clean Cancel



## key word --- //synopsys





第62頁





國立中正大學 電機工程研究所 CCU EE VLSI Group

## key word ---- //synopsys

```
module CIN1(C2CIN, IB172CIN, CINout, CINsel, CINen
                                                          module CIN2(C2CIN ,IB172CIN ,CINout ,CINsel
                                                          ,CINen ,CINclr);
.CINclr):
input C2CIN, IB172CIN, CINen, CINclr;
                                                          input C2CIN, IB172CIN, CINen, CINclr;
input [1:0] CINsel;
                                                          input [1:0] CINsel;
                                                         output ClNout;
output CINout:
reg muxans,cin;
                                                         reg muxans,cin;
always @(CINsel or C2CIN or IB172CIN) begin
                                                          always @(CINsel or C2CIN or IB172CIN) begin
   case(CINsel) //synopsys full_case parallel_case
                                                             case(CINsel)
           2'b00 : muxans = C2CIN:
                                                                     2'b00 : muxans = C2CIN:
           2'b01 : muxans = \sim C2CIN:
                                                                     2'b01 : muxans = ~C2CIN:
           2'b11 : muxans = IB172CIN;
                                                                     2'b11 : muxans = IB172CIN;
           //default: muxans = 1'bx;
                                                                     //default: muxans = 1'bx;
   endcase
                                                             endcase
end
                                                         end
//synopsys async set reset "CINcIr"
                                                         //synopsys async_set_reset "CINclr"
                                                          always @(muxans or CINen or CINclr) begin
always @(muxans or CINen or CINclr) begin
                                                             if (CINclr)
   if (CINclr)
           cin = 0:
                                                                     cin = 0:
                      若不用 full_case 的方式,可
   else if (CINen)
                                                             else if (CINen)
                      將 case 補足.
    cin = muxans;
                                                              cin = muxans;
end
                                                         end
assign ClNout = cin;
                                                         assign CINout = cin;
endmodule
                                                         endmodule
```









Coding\_2



# **Additional Setting**

細節部分請參考 SYNOPSYS on line document --- Design Compiler Family Reference Manual





### **Check Design**





**Command Window** 









第69頁



Synopsys Design Analyzer	💶 🗖 Save File	×
Setup <u>File</u> Edit View Attributes Analysis Tools	H File Name+ clock pate.v	
Read   Analyze   Elaborate   Import   Save   Save   Save Info   Plot   Quit     R1   Clk   Plot     R1   Save Info   Plot     R1   Save Info   Plot     R1   Save Info   Plot     R1     Save Info     R1     Save Info     R1     Save Info     R1   Save Info     R1     Save Info     R1     Save Info     R1     Save Info     R1     Save Info     S	Directory: -c/ms85/mcchang/CLOCK_TEST/8051_timin / (Move up one directory) clkgen.v clock.v clock_gate.v M_CC.v M_gen.v PH_C.v P_gen.v romprt.v	19_9en
		-
	File Format: Verilog I I I I I I I I I I I I I I I I I I I	H Nation
ры ры 1	🗖 Save All Designs in Hierarchy Mor	duor -
Ph Z	OK Cancel PLA	1
<u>م</u>	Sta	ate Table
Current Design: timegen Symbol Vie Left Button: Select - Middle Button: Add/Modify Select - Right Button: Menu	™ 選擇儲存的格式 <sup>™</sup>	;∂3 ^ilog ]L
	XNF	

(1) Save the synthesized circuit as verilog format (\*.v)

#### 國立中正大學 電機工程研究所 CCU EE VLSI Group Simulate the Synthesized Circuit(cont.)

### (2) Simulation

### 方法一: Verilog XL command line simulation method

ex) 寫一個含測試 pattern 的 test.v

hsieh> verilog incr.v test.v -f ~/simopt.f

其中, incr.v 是我們由 Synopsys 轉出的 verilog file simopt.f 是有關 library 的路徑設定 (User 自建, 如下頁)

方法二: Verilog In

"Verilog In"是在 Cadence 環境下,將 netlist 轉成 schematic 的工具.由於 Verilog In 只接受 netlist,而我們由 Synopsys 轉 出來的 verilog file 可能含有一些 behavior level 的描述,因此不 能直接用 Verilog In 去得到 schematic 去做模擬。但是,只要適 當的修改設定檔案,我們由 Synopsys 轉出的 verilog file,就可以 直接用 Verilog In去做模擬。方法如下: 在.synopsys\_dc.setup 檔案中,尋找 verilogout\_no\_tri = "false"; 將他改爲verilogout\_no\_tri="true"; 就可以了。





## Variables of Verilog and Simopt.f file

Variables of Verilog :		
<b>-</b> S	: interactive mode	
-f < filename >: read host command arguments from file		
+venv	: invoke the verilog control window and LSE	
-h	: help	







### **Reference :**

- SYNOPSYS on line document --- Design Compiler Family Reference Manual --- HDL Compiler for Verilog Reference
- CIC 使用手冊 --- Login Synthesis Training Manual

