

2009 . 05 . 20

Current Mode Logic Divider

Advisor : 陳怡然 教授

Student : 謝易穎 R96943144

李政鴻 R96943153

Date:2009/05/20


Outline

- **Introduction**
- **Current Mode Logic**
- **CML Analysis**
- **Dynamic Current Mode Logic**
- **Conventional CML DFF**
- **Super-Dynamic CML D-FF**
- **Power Efficient CML Divider**
- **Inductor Peaking for Broadband CMOS CML Logic**
- **Summary**
- **Reference**

- **Introduction**
 - Current Mode Logic
 - CML Analysis
 - Dynamic Current Mode Logic
 - Conventional CML DFF
 - Super-Dynamic CML D-FF
 - Power Efficient CML Divider
 - Inductor Peaking for Broadband CMOS CML Logic
- Summary
- Reference

Introduction


- Three categories
 - Flip-flop-based frequency dividers
 - Injection-locked frequency dividers
 - Regenerative frequency dividers



Flip-flop-based frequency divider

Introduction



- Divider application
 - Behind crystal oscillator to generate desire input signal frequency
 - Divide signal generate by VCO



- Introduction
- **Current Mode Logic**
- CML Analysis
- Dynamic Current Mode Logic
- Conventional CML DFF
- Super-Dynamic CML D-FF
- Power Efficient CML Divider
- Inductor Peaking for Broadband CMOS CML Logic
- Summary
- Reference

Current Mode Logic

- Differential operation
- Inherent common-mode rejection
- Robust in the presence of common-mode disturbance



CML Analysis

- Common mode voltage

$$V_{gs1} + (V_{GS3} + V_{THN}) \leq V_{in,cm} \leq \min[VDD - R_D \frac{I_{SS}}{2} + V_{THN}, VDD]$$

- The minimal value is tail current begins to operate in saturation.
- The maximal value of Vcm is M1 or M2 enter the triode region or vdd.


CML Analysis

$$\Delta I_D = I_{D1} - I_{D2} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{in1} - V_{in2}) \sqrt{\frac{4I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - (V_{in1} - V_{in2})^2}$$

$$Gm = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \frac{\frac{4I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - 2\Delta V_{in}^2}{\sqrt{\frac{4I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - \Delta V_{in}^2}}$$

CML Analysis

$$Gm,avg = \frac{\int_0^{\Delta Vin,max} Gm(\Delta Vin) d(\Delta Vin)}{\int_0^{\Delta Vin,max} d(\Delta Vin)} = \sqrt{\frac{1}{2} \mu_n C_{ox} \frac{W}{L} I_{SS}}$$



Large-signal G_m as a function of the differential input.



- Introduction
- Current Mode Logic
- CML Analysis
- **Dynamic Current Mode Logic**
- Conventional CML DFF
- Super-Dynamic CML D-FF
- Power Efficient CML Divider
- Inductor Peaking for Broadband CMOS CML Logic
- Summary
- Reference

Dynamic Current Mode Logic

- Achieve the high-speed characteristics of CML, current source and load resistors should be redesigned
- Dynamic CML employs a dynamic current source with a virtual ground to eliminate the static power
- Use active load, instead of traditional load resistors to reduce power dissipation



Dynamic Current Mode Logic

- Precharge circuit
(Q2, Q3, Q4)
- Dynamic current source
(Q1, C1)
- Preserve logic value
after evaluation
(Q5, Q6)



Dynamic Current Mode Logic


- V_{ds} of transistor Q1 ≈ 0 after the evaluation




- Introduction
- Current Mode Logic
- CML Analysis
- Dynamic Current Mode Logic
- **Conventional CML DFF**
- Super-Dynamic CML D-FF
- Power Efficient CML Divider
- Inductor Peaking for Broadband CMOS CML Logic
- Summary
- Reference

Conventional CML D-FF

- Read and latch use the same current source



Super-Dynamic CML D-FF




Super-Dynamic CML D-FF

- Different current source of read and latch.
- Reduce cross couple size and increase operation speed
- Power consumption is less than conventional CML DFF

Super-Dynamic CML D-FF


- Super-dynamic D-FF increases speed about 30% over than Clock inverter, and 100% over than conventional D-FF when $Wg_{latch}/Wg_{read} = 0.4$.



- Introduction
- Current Mode Logic
- CML Analysis
- Dynamic Current Mode Logic
- Conventional CML DFF
- Super-Dynamic CML D-FF
- **Power Efficient CML Divider**
- Inductor Peaking for Broadband CMOS CML Logic
- Summary
- Reference


Power Efficient CML Divider

- Transistors size analysis to achieve smaller power consumption and high speed operation.



Power Efficient CML Divider


- The smaller load transistors size lead to lower oscillation frequency.
- Delay ($R_L C_L$) dependents on transistor size.
- Wider latch size lead to smaller oscillation frequency.



(a)

Power Efficient CML Divider

- To limit power consumption, load and latch size should be small, while avoiding the region where the circuit fail to oscillate.
- However latch size should large enough to generate sufficient voltage swing.



(b)

Power Efficient CML Divider

TABLE I
POWER CONSUMPTION AND MAXIMUM OPERATING FREQUENCY FOR SEVERAL
RECENT PUBLISHED 2:1 CMOS STATIC FREQUENCY DIVIDERS


Ref	V _{dd} [V]	Power [mW]	Input Power [dBm]	Max. Freq. [GHz]	Technology
[7]	1.5	60.9*	9	25	120-nm CMOS
[8]	1.5	45*	10	27	120-nm CMOS
[9]	1.5	66*	0	18.5	120-nm CMOS
[10]	1.0	2.7	-7	25	120-nm SOI CMOS
	1.5	7.66	-7	28.6	
This work	1.2	1.86	0	22.5	130-nm CMOS
	1.5	3.88	0	26	

* including the power consumption of output buffers, which
is about 1/3 of total power consumption

- Introduction
- Current Mode Logic
- CML Analysis
- Dynamic Current Mode Logic
- Conventional CML DFF
- Super-Dynamic CML D-FF
- Power Efficient CML Divider
- **Inductor Peaking for Broadband CMOS CML Logic**
- Summary
- Reference

Inductor Peaking for Broadband CMOS CML


- The inductive peaking was proposed as an efficient and simple circuit technique to speed up the buffer's response



Inductor Peaking for Broadband CMOS CML

- Shunt peaking:

Enhance the Bandwidth by Transforming frequency response form a single port to two poles and a zero .



$$\frac{v_{out}}{v_{in}}(\omega) = \frac{g_m R}{1 + j\omega RC}.$$


$$\frac{v_{out}}{v_{in}}(\omega) = \frac{g_m(R + j\omega L)}{1 + j\omega RC - \omega^2 LC}.$$

Inductor Peaking for Broadband CMOS CML

- m is the ratio of pole and zero.
- $L = m R^2 C$.



TABLE I
PERFORMANCE METRICS FOR SHUNT
PEAKING

Factor (m)	Normalized ω_{3dB}	Response
0	1.00	No shunt peaking
0.32	1.60	Optimum group delay
0.41	1.72	Maximally flat
0.71	1.85	Maximum bandwidth



Inductor Peaking for Broadband CMOS CML

- Inductive peaking will have larger amplitude and faster rise and fall time.



Summary

- Current mode logic
 - Basic structure
- Dynamic current mode logic
 - Improve for power consumption
- Super-dynamic current mode logic
 - Improve for power consumption
 - High speed
- Inductor-peaking for broadband CMOS CML
 - Broadband

Reference

- [1] A.H. Ismail, M.I. Elmasry, "A low power design approach for MOS current mode logic," *IEEE International SOC Conference* pp.143-146, Sept. 2003.
- [2] J. Craninckx, M.S.J. Steyaert, "A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7- μ m CMOS," *IEEE Journal of Solid-State Circuits* Vol.31 pp.890-897, July.1996.
- [3] T. Otsuji, M. Yoneyama, K. Murata, E. Sano, "A super-dynamic flip-flop circuit for broad-band applications up to 24 Gb/s utilizing production-level 0.2- μ m GaAs MESFETs," *IEEE Journal of Solid-State Circuits* Vol.32 pp. 1357-1362, Sept. 1997.
- [4] C.Changhua, K.K. O, "A power efficient 26-GHz 32:1 static frequency divider in 130-nm bulk CMOS," *IEEE Microwave and Wireless Components Letters* Vol.15 pp.721-723, Nov. 2005.
- [5] P. Heydari, R. Mohanavelu, "Design of ultrahigh-speed low-voltage CMOS CML buffers and latches," *IEEE Transactions VLSI Systems* Vol.12 pp.1081-1093 Oct. 2004.
- [6] Jaeha Kim, Jeong-Kyoun Kim, Bong-Joon Lee, Moon-Sang Hwang, Hyung-Rok Lee, Sang-Hyun Lee, Namhoon Kim, Deog-Kyoon Jeong, Wonchan Kim, "Circuit techniques for a 40Gb/s transmitter in 0.13 μ m CMOS," *IEEE International Solid-State Circuits Conference* pp.150-589, Feb. 2005.

Reference

- [7] M.W. Allam, M.I. Elmasry, "Dynamic current mode logic (DyCML) : a new low-power high-performance logic style," IEEE Journal of Solid-State Circuits vol.36 pp.550-558 March. 2001.
- [8] B. Razavi, "Design of Analog CMOS Integrated Circuits"



Thanks for your listening