## 22.5 A Bio-Impedance Readout IC with Digital-Assisted Baseline Cancellation for 2-Electrode Measurement

Hyunsoo Ha<sup>1</sup>, Wim Sijbers<sup>2</sup>, Roland van Wegberg<sup>1</sup>, Jiawei Xu<sup>1</sup>, Mario Konijnenburg<sup>1</sup>, Peter Vis<sup>1</sup>, Arjan Breeschoten<sup>1</sup>, Shuang Song<sup>2</sup>, Chris Van Hoof<sup>2,3</sup>, Nick Van Helleputte<sup>2</sup>

<sup>1</sup>imec - Netherlands, Eindhoven, The Netherlands <sup>2</sup>imec, Heverlee, Belgium <sup>3</sup>KU Leuven, Heverlee, Belgium

Recent advances in wearables allow for monitoring the health status of users without disturbing their daily lives (Fig. 22.5.1). Bio-Impedance (BIOZ) is an interesting sensing modality for impedance cardiography, respiration measurement, and body composition analysis [1-4]. However, existing solutions rely on a 4-electrode measurement, where two leads are used for the current generator (CG), and the others for the readout front-end (RFE). This eliminates the effect of the electrode-tissue impedance (ETI) and measures the actual BIOZ, which is required in body composition analysis where the absolute value is important. However, this degrades user comfort and adds to system complexity and cost. This work proposes a BIOZ readout IC supporting 2-electrode BIOZ measurement of body signals, where relative changes over time yields the desired information (heartrate, respiration, etc.), with a good accuracy as a 4-electrode setup (Fig. 22.5.1). The ASIC can even measure the heartrate at the wrist via 2 electrodes, which consumes significant less power than the Photoplethysmography.

In the 2-electrode setup, the increased baseline impedance (>500 $\Omega$ ) due to the ETI (2×Z<sub>ELEC</sub>) imposes new challenges (Fig. 22.5.1). First, the RFE should achieve a wide input range with a high Signal-to-Noise Ratio (SNR) to detect small variations of BIOZ (0.1 to  $10\Omega$ ) over the large baseline. A Current-Balancing Instrumentation Amplifier (CBIA) is widely used for competitive performance (power efficiency, low-noise, etc.) [2-4]. However, CBIAs exhibit input-amplitudedependent noise behavior, resulting in unacceptable high noise and limited SNR in the presence of a large input amplitude [5], which is the case in a 2-electrode setup. Second, current noise from the CG appears as voltage noise at the input of the RFE and is further amplified by the  $Z_{ELEC}$ . Hence it is even more important to minimize the current noise of the CG. While Dynamic Element Matching (DEM) can mitigate the flicker noise component of the CG noise  $(i_{NCG})$  significantly [2], the noise  $(i_{N,REF})$  contribution of the reference current  $(I_{REF})$  remains unaddressed. Consuming more power and adopting chopper stabilization are conventional ways to mitigate thermal and 1/f noise in *i<sub>N.REF</sub>*; however, they increase power and design complexity. In this paper, we propose digital-assisted baseline impedance cancellation to mitigate the RFE noise dependency on the (large) input amplitude (impedance). Additionally, an  $I_{REF}$  correlated noise-cancelling architecture is introduced to reduce the CG's noise contribution without utilizing low-noise current references.

Figure 22.5.2 shows the block diagram of the IC, which contains a CBIA including transconductance (TC), transimpedance (TI) stages, and baseline-cancellation current DAC (IDAC) and current-generating circuitry including the CG and IDAC which share  $I_{REF}$ . The RFE is designed to obtain in- (I) and quadrature-phase (Q) BIOZ simultaneously, and a pre-demodulation is adopted to reduce CBIA power [2.4]. In the CBIA, the signal-dependent current flows to the current mirrors between the TC-TI stages (T1 and T2 in Fig. 22.5.2) and hence 1/f noise is also input-signal dependent. This nonlinear effect results in noticeable 1/f noise in the presence of a large input despite chopping [5]. We propose a baseline cancellation loop comprising a digital controller and a fully differential IDAC (Fig. 22.5.3) which effectively acts as a DC servo. The large baseline current (I\_BASE) is subtracted from the signal current  $(I_{TC})$  directly in the TC such that the TC-TI current mirrors only see a residual current  $(I_{TC}-I_{BASE})$  effectively reducing the nonlinear effect and the associated 1/f noise in the presence of a large input (Fig. 22.5.3). The input and the cancellation current are modulated by an identical clock  $(f_{chop})$  for synchronization. The digital controller monitors the output of the I-channel and determines the  $I_{BASE}$  (0 to 11.75µA in 250nA steps) that satisfies the required threshold  $|I_{TC}-I_{BASE}|$  < 150nA to ensure negligible noise modulation (Figs. 22.5.2 and 22.5.3). Since the baseline is derived in the digital domain, the complete fullscale impedance can be reconstructed, which cannot be done with an analog DC servo loop [3]. This is useful for checking the contact status in the 2- and 4electrode scenarios with a large body impedance (>100 $\Omega$ ).

Figure 22.5.3 compares the measured noise performance with and without baseline cancellation. All noise numbers are measured by applying a current to a known resistor and taking the digital output to include all noise sources (CG, RFE, IDAC and ADC). A noise density at 1Hz and an integrated noise (0.1 to 4Hz) have been reduced from 310 to 98nV/ $\sqrt{\text{Hz}}$  and 619 to 198nV<sub>RMS</sub>, respectively (with the largest input for the conventional CBIA (25mV<sub>PK</sub>)). Furthermore, since the large baseline is subtracted in the first TC stage, the CBIA can be configured to the largest gain (160V/V) relaxing the ADC noise requirement over the whole extended input range (<125mV<sub>PK</sub>). In the conventional case [2], the IA gain must be reduced to accommodate a large input resulting in noise fluctuation when gain changes (Fig. 22.5.3).

The noise contribution of the IDAC also matters. The total BIOZ noise is the sum of all uncorrelated noise powers of the building blocks. In this work, DEM is also adopted in the IDAC, hence most of the uncorrelated noises (1/f noise) of the CG and the IDAC are mitigated. It is noteworthy that since both the CG and the IDAC use the same reference current, the remaining noise (in  $I_{BASE}$ ,  $I_{CG}$  and  $I_{TC}$ ) are largely correlated (amplified noise of  $i_{N,REF}$  as in Fig. 22.5.4). Therefore, since the circuit cancels most of the  $I_{TC}$  by subtracting  $I_{BASE}$  the correlated reference noise is also cancelled in TI ( $i_{N,TI}$ ) due to the identical amplification ratio of signal and noise:  $I_{REF}$  to  $I_{TC}$  and  $I_{BASE}$  are equal to  $i_{N,REF}$  to  $i_{N,TC}$  and  $i_{N,BASE}$  (Fig. 22.5.4). The maximum  $|I_{TC}^{-1}I_{BASE}|$  of 150nA is small enough to make the residual  $i_{N,REF}$  negligible for BGR noise  $<10\mu$ V/ $\sqrt{Hz}$ , which is achievable in low power ( $<5\mu$ W) without chopping. The correlated noise with uncorrelated input signal (Fig. 22.5.4) (e.g.,  $V_{N}$ =125mV<sub>PK</sub>, noise density at 1Hz and integrated noise (0.1 to 4Hz) is reduced from 1789 to 436nV/ $\sqrt{Hz}$  and 3441 to 869nV<sub>RMS</sub>, respectively).

The IC is fabricated in 55nm CMOS and occupies 0.738mm<sup>2</sup> (Fig. 22.5.7). The IC consumes 18.9 to 34.9 $\mu$ W from the RFE (2-electrode case of BIOZ-I only,  $V_{III}$ =0.1 to  $125 \text{mV}_{PK}$ ) and 31.4 to  $154.7 \mu$ W from the CG ( $I_{CG}$ =5 to  $100 \mu$ A<sub>PK</sub>) from a single 1.2V power supply. For the 4-electrode case where the I- and Q-channel are operating, the RFE consumes  $39.1\mu$ W ( $V_{IN}=10$ mV<sub>PK</sub>). The noise performance has been characterized over whole input range ( $V_{IN}$ =0.1 to 125mV<sub>PK</sub> with  $Z_{LOAD}$ =20 $\Omega$ to  $24k\Omega$ ) in Fig. 22.5.5. The work achieves a wide input range of  $24k\Omega$  and a fine resolution of  $0.8m\Omega_{RMS}$  and  $13.9m\Omega_{RMS}$  for  $Z_{LOAD}$  of  $20\Omega$  and  $2k\Omega$ , respectively, resulting in a dynamic range of 141dB and a maximum SNR of 94dB. There are remaining noise dependencies to the input signal due to 1/f noise of the cascode transistors in CG and IDAC that are not mitigated by DEM and a thermal noise of CG and IDAC, which become non-negligible with large impedance. Nevertheless, the body signals are successfully measured with 2-electrode (gel) on chest and 2-electrode (dry) on wrist for respiration and heartbeat (an additional electrode was used for body bias), respectively. It demonstrates that the IC has the required sensitivity to detect very small variations of impedance (<100m $\Omega$ ) over a large baseline, which has not previously been demonstrated at IC level (Fig. 22.5.5). Figure 22.5.6 benchmarks the proposed IC with the state of the art. The proposed work achieves the best power efficiency and the widest dynamic range among reported solutions by addressing 2 critical challenges with a single solution.


## References:

[1] P. Schönle, et al., "A Multi-Sensor and Parallel Processing SoC for Miniaturized Medical Instrumentation," *IEEE JSSC*, vol. 53, no. 7, pp. 2076-2087, July 2018 [2] H. Ha, et al., "A Bio-Impedance Readout IC with Frequency Sweeping from 1k-to-1MHz for Electrical Impedance Tomography," *Symp. VLSI Circuits*, pp. C174-C175, June 2017.

[3] M. Kim, et al., "A 1.4m $\Omega$ -Sensitivity 94dB-Dynamic-Range Electrical Impedance Tomography SoC and 48-Channel Hub SoC for 3D Lung Ventilation Monitoring System," *ISSCC Dig. Tech. Papers*, pp. 354-355, Feb. 2017.

[4] H. Ko, et al., "Ultra Low Power Bioimpedance IC with Intermediate Frequency Shifting Chopper," *IEEE TCAS-II*, vol. 63, no. 3, pp. 259-263, Mar. 2016.

[5] H. Ha, et al., "Measurement and Analysis of Input-Signal Dependent Flicker Noise Modulation in Chopper Stabilized Instrumentation Amplifier," *IEEE Solid-State Circuits Letters*, vol. 1, no. 4, pp. 90-93, Apr. 2018.



ADC

ADC


BASELIN

CANCEL CTRI DIGTAL

FIL TER

DIGTAL

FILTER Readout Front-End



Time (s)

Figure 22.5.5: Noise and body measurement results (respiration and heartbeat)

from chest and wrist of human through 2 gel and dry electrodes, respectively.

Figure 22.5.6: Comparison table with state-of-the-art BIOZ IC from academy




Figure 22.5.2: Top block diagram and circuit diagram of CBIA compromises TC and TI, as well as current-generating blocks (CG and IDAC) sharing a reference




Figure 22.5.4: Correlated reference noise cancellation and resulting noise

		This work	JSSC 18 [1]	VLSI 17 [2]	/SSCC 17 [3]	TCAS-// 16 [4]	MAX30001	ADS1292
Technology (nm)		55nm	130nm	180nm	65nm	130nm	N/A	N/A
Area (mm²)		0.74	0.96	0.88	3.2	13.8	N/A	N/A
Supply (V)		1.2	1.5/3.5	1.2/1.8	1.2	1.2	1.8	3
Stimulation signal		Square (I)	Pseudo-sine (I)	Square (I)	Pseudo-sine (I)	Square (I)	Square (I)	Square (V
Input range (Ω)		24k	10k	1k	500 <sup>1</sup>	623.5	5.625k <sup>1</sup>	10k
Current mag. (µA <sub>pk</sub> )		5 - 100	5 - 50	5 - 100	50 - 500	0 - 169	8-96	0 - 100
Current freq. (kHz)		1 - 1024	4 - 100	1 - 1024	10 - 256	0.25 - 1240	0.125 - 131	32 - 64
Noise		0.4 mΩ/\Hz (R=40Ω, 100µA <sub>PK</sub> ) 7.0 mΩ/\Hz (R=2kΩ, 60µA <sub>PK</sub> )	0.7 mΩ/√Hz (R<50Ω) 9.5 mΩ/√Hz (R=2kΩ)	1.1 mΩ/√Hz (R=20Ω) 26.0 mΩ/√Hz (R=1kΩ)	0.2 mΩ/vHz <sup>1,2</sup> (R=N/A)	0.9 mΩ/√Hz² (R=N/A)	40mΩ <sub>pp</sub> (R=680Ω)	40mΩ <sub>pp</sub> (R=2kΩ)
Dynamic Range <sup>3</sup> (dB)		141 (BW=4Hz)	128 (BW=4Hz)	104 (BW=4Hz)	113 (BW=4Hz)	102 (BW=4Hz)	110 (BW=4Hz)	115 (BW=2Hz
Power (µW)	Readout	18.9 - 34.94 / 39.15	896	18.7	6960	52	320	335
	CG	31.4 - 154.7	56 - 95	54 - 229		$0 - 304^{7}$		

Time (s)

7 Calculated as reported in the paper: 1.8×Injecting current

and industry.

## **ISSCC 2019 PAPER CONTINUATIONS**

