# Characterization and understanding of slow traps in GeO<sub>x</sub>-based n-Ge MOS interfaces

M. Ke, P. Cheng, K. Kato, M. Takenaka, and S. Takagi

Department of Electrical Engineering and Information Systems, the University of Tokyo, Tokyo, Japan

Email: kiramn@mosfet.t.u-tokyo.ac.jp

Abstract— The properties of slow electron traps in n-Ge MOS interfaces over a wide range of electrical field across gate oxides  $(E_{ox})$  are systematically investigated. It is found through careful examination of the C-V hysteresis that slow trapping under low  $E_{ox}$  conditions is attributed only to electron trapping into existing slow traps. Under large  $E_{ox}$ conditions, on the other hand, generation of slow electron traps and hole trapping are found to additionally affect the slow trapping characteristics. We propose a new massurement scheme to discriminate existing and generated traps and hole trapping are found to additionally affect the slow trapping characteristics. We propose a new measurement scheme to discriminate existing and generated slow electron traps and apply this method to the three different GeO<sub>x</sub>-based MOS interfaces in order to clarify the nature of slow traps. It is revealed from this analysis that a pre-plasma oxidation process reduces existing slow electron traps and improves slow trapping in low F. On the other traps and improves slow trapping in low  $E_{ox}$ . On the other hand, ultrathin Y<sub>2</sub>O<sub>3</sub> insertion reduces generation of slow electron traps and improves slow trapping in high  $E_{ox}$ .

### Introduction

One of the key technologies for realizing Ge CMOS is the One of the key technologies for realizing Ge CMOS is the formation of gate stacks with low defect densities. In order to reduce fast interface states, (HfO<sub>2</sub>)/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge interfaces realized by post plasma oxidation (Post-PO) are promising [1, 2]. However, a remaining critical issue is the existence of a large amount of slow traps [3-5], which can be an inherent problem for Ge gate stacks. It has been reported that Y-doped GeO<sub>x</sub> interfaces and Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge formed by pre plasma oxidation (pre-PO) can reduce slow trap density ( $N_{st}$ ) [6-8]. However, reduction in  $N_{st}$  is not sufficient yet, particularly for electrons. Thus, understanding of physical origins of the slow electron traps and the carrier trapping properties is strongly electrons. Thus, understanding of physical origins of the slow electron traps and the carrier trapping properties is strongly required to establish a guideline for further reduction in  $N_{st}$ and a method of the oxide reliability prediction for Ge MOS interfaces. Here, an evaluation method of slow traps is an important issue for the proper understanding. One of the simple ways of evaluating  $N_{st}$  is to use hysteresis of C-V curves. Thus, full utilization of this evaluation method is effective in obtaining information of carrier trapping behaviors effective in obtaining information of carrier trapping behaviors. However, such an investigation has not been performed yet.

In this study, we examine the physical meaning of the present hysteresis measurement for slow electron traps in n-Ge MOS interfaces. Then, it is found that the applied electric field during this measurement strongly affects the electron trapping properties and that hole trapping also occurs in the electric field higher than a critical one. We propose a new method to discriminate existing and generated electron traps and hole traps. By utilizing this technique, we examine the difference in the slow electron trap properties among three promising GeO<sub>x</sub>-based MOS interfaces Finally, we also touch on the slow carrier trapping behaviors by using Ge n-MOSFETs. II. Device Fabrication

II. Device Fabrication Fig. 1 shows the process flows of fabricated MOS structures Fig. 1 shows the process flows of fabricated MOS structures The first and third structures have 1.5-nm-thick  $Al_2O_3$  only and 0.7-nm-thick  $Y_2O_3$ , 1.5-nm-thick  $Al_2O_3$  by ALD at 300°C, respectively, followed by ECR post-PO. The second sample has pre-PO GeO<sub>x</sub>, followed by 1.5-nm-thick  $Al_2O_3$  ALD at 300°C. PDA was performed for 30 min at 400 °C in N<sub>2</sub> ambient, followed by 100-nm-thick Au gate electrodes [7-8]. Fig. 2 shows the C-V curves of these capacitors. We also fabricated Ge n-MOSFETs with  $Al_2O_3/GeO_x/Ge$  gate stacks by using the fabrication process described in ref. [9]

by using the fabrication process described in ref. [9]. **III. Slow trap properties under low**  $V_g(E_{ax})$  **conditions** Recently, a simple and effective method to estimate  $N_{st}$ responsible for BTI reliability from MOS capacitors has been proposed [4, 5]. Fig. 3 schematically shows the procedure. Here,  $V_g$  is repeatedly scanned between the minimum voltage  $(V_{start})$  and the maximum voltage  $(V_{stop})$ , with increasing  $V_{stop}$  (sequence I), as shown in Fig. 4. The amount of slow trap density responding to this scan  $(\Delta N_{st})$  can be estimated from

the amount of hysteresis ( $\Delta V_{hys}$ ) in the C-V measurement with forward and backward scans as a function of the maximum forward and backward scans as a function of the maximum effective electric field across gate insulators  $(E_{ox})$ . Here,  $E_{ox}$ and  $\Delta N_{st}$  can be given by  $E_{ox} = |V_{stop} - V_{FB}|/CET$  and  $q \Delta N_{st} = C_{ox} \Delta V_{hys}$  on the assumption that all traps locate very close to the MOS interfaces. Fig. 5 shows the experimental results. Here, values of  $V_{FB}$  in the forward and back scan, extracted from Fig. 5, are plotted as a function of  $E_{ox}$  in Fig. 6. It is confirmed that  $V_{FB}$  in the backward scan keeps increasing, while  $V_{FB}$  in the forward scan almost no change under the present low  $E_{ox}$  meaning that only electron trapping and no present low  $E_{ax}$ , meaning that only electron trapping and no hole trapping occur. It is verified, as a result, that the amount hole trapping occur. It is verified, as a result, that the amount of electrons trapped in slow states increases with an increase in  $E_{ox}$ , because the difference of  $V_{FB}$  in the forward and backward scan corresponds to  $\Delta V_{hys}$  and resulting  $\Delta N_{st}$ . Next, the repeated scan with same  $V_{start}$  and  $V_{stop}$  (sequence II), shown in Fig. 7, is performed to confirm the quantitativeness of the measured  $\Delta N_{st}$ . Fig. 8 and 9 show the C-V curves under this sequence II and the extracted  $V_{FB}$  values as a function of scan cycle number. No change in the C-V and  $V_{FB}$  means that  $\Delta N_{st}$  are stable under a given condition and no generation of slow traps occurs during the present  $V_{ex}$  scan with low  $E_{ex}$ .

scan cycle number. No change in the C-V and  $V_{FB}$  means that  $\Delta N_{st}$  are stable under a given condition and no generation of slow traps occurs during the present  $V_g$  scan with low  $E_{ox}$ . Next, the influence of the C-V scan time is examined. Here, the hold time at the  $V_{min}$  and  $V_{max}$  points during C-V measurements is varied under constant  $V_{min}$  and  $V_{max}$  values. Fig. 10 show the C-V curves with changing the  $V_{start}$  and  $V_{stop}$  hold times. The C-V curves have no change with changing the  $V_{start}$  hold time, meaning that the occupancy of slow traps at  $V_{FB}$  in the forward scan is under the equilibrium condition. On the contrary, when the  $V_{stap}$  hold time increases,  $\Delta V_{hys}$  becomes larger. Fig. 11 and 12 show the hold time, respectively. Since  $V_{FB}$  only in the backward scan increases, the total amount of trapped electrons increases with the time. There is no saturation in  $\Delta N_{st}$ , which can be represented by  $\Delta N_{st} \propto t^{0.21}$ . These results indicate that the time constant of electron trapping into slow traps is widely distributed and that traps with very long time constants exist. These characteristics of electron trapping can be qualitatively understood by trap distributions spread widely along both the energy and the depth directions, as shown in Fig.13. Here, only, and the depth directions, as shown in Fig.13. energy and the depth directions, as shown in Fig.13. Here, only slow traps with the energy levels below  $E_F$  at  $V_{stop}$  and with the position having the time constant shorter than the C-V scan time can be filled with electrons during the forward A scan time can be filled with electrons during the forward and backward scan. Also, no saturation in  $\Delta N_{st}$  means that we cannot detect total amounts of slow traps and that only traps locating in an energy range and a depth range contribute to  $\Delta V_{hys}$ . As a result, the measured  $\Delta N_{st}$  amounts to a part of total  $N_{st}$  as the effective one. On the other hand, as far as the measurement condition is fixed, the relative comparison in  $\Delta N_{st}$  can still be meaningful

 $\Delta N_{st}$  can still be meaningful. Under the understanding of the physical meaning of the present evaluation method, the slow trap properties in the three types of the fabricated Ge MOS capacitors are compared. Fig. 14(a) shows the measured  $\Delta N_{sr} E_{ox}$  relationship in the three types of the n-Ge MOS capacitors. It is confirmed for n-Ge MOS interfaces that insertion of Y<sub>2</sub>O<sub>3</sub> can slightly decrease  $\Delta N_{st}$  and that the pre-PO process leads to much lower  $\Delta N_{st}$  than the post-PO process. Also, the comparison between p-Ge and n-Ge is shown in Fig. 14 (b).  $\Delta N_{st}$  in p-Ge with both post-PO and pre-PO is much lower than that in n-Ge, meaning that the gate stack instability due to slow trap is much more serious in n-Ge. This is the reason why we focus on the slow traps in n-Ge MOS capacitors. In order to carefully examine the difference in  $\Delta N_{st}$  of n-Ge between the pre- and post-PO process,  $\Delta N_{st}$  is evaluated by C-V curves with changing the step time at each  $V_g$  step, shown

in Fig. 15. It is confirmed that  $\Delta N_{st}$  is higher in the post-PO capacitors, irrespective of the step time, indicating that the difference in  $\Delta N_{st}$  between the pre- and post-PO process is attributed to the difference in the total slow trap density, not to the modulation of the time constant. Fig. 16 shows a schematic model to explain the increase in slow traps by the post-PO process. We can interpret that additional slow traps can be generated by the post-PO process, independent of the defects inherent to  $GeO_x$ , probably through any reaction

and/or inter-diffusion between Al<sub>2</sub>O<sub>3</sub> and GeO<sub>x</sub>. **IV. Slow trap properties under high**  $V_g$  ( $E_{ox}$ ) conditions As described, the hysteresis observed in the C-V scan with low  $V_{stop}$  ( $E_{ox}$ ) is attributed to electron trapping into existing slow trap sites, which is the common interpretation of the hysteresis in Ge MOS interfaces. However, we have found that, when higher  $V_{stop}$  ( $E_{ox}$ ) is applied, both hole trapping and generation of new electron slow traps happen. It should be noted here that the discrimination of existing and generated traps is important for identifying the physical origin of the slow traps. Fig. 17 shows the C-V curves under repeated scan (sequence I), where  $E_{ox}$  is increased up to values higher than a critical one ( $E_{critical}$ ). It is observed that  $V_{FB}$  starts to shift toward negative  $V_g$ , which is totally different from the C-V curves under small  $E_{ox}$ . As seen in Fig. 18, when  $E_{ox}$  becomes sufficiently large (typically larger than 10 MV/cm),  $V_{FB}$  in the forward scan starts to decrease rapidly while  $V_{cm}$  in the back forward scan starts to decrease rapidly, while  $V_{FB}$  in the back scan increases gradually. Next, the repeated scan with constant  $V_{stop}$  and  $V_{start}$  (sequence II) is applied to capacitors under  $E_{ax}$  higher than  $E_{critical}$  in Fig. 19. Fig. 20 summarizes the voltage shift of the C-V scan under low and high  $E_{ax}$  as a function of the scan cycle number. The negative shift of the forward scan increases with an increase in the cycle number, suggesting the

increases with an increase in the cycle number, suggesting the increase in the amount of trapped holes, which has been reported in Ge p-MOSFETs after NBTI stress [10, 11]. The gate current  $(J_g)$  before and after the  $J_g$  measurement is shown in Fig. 21.  $J_g$  for the post-PO capacitors is higher than the post-PO capacitors is higher than the pre-PO ones, suggesting the higher density of defects in the post-PO capacitors. Fig.22 shows  $J_g$  before and after the C-V scan. Although a small amount of stress-induced leakage current is observed, the significant degradation is not observed after applying  $E_{ox}$  higher than  $E_{critical}$ . In order to examine the de-trapping of holes, C-V curves after the C-V scan up to high  $E_{ox}$  are measured with changing the negative  $V_{start}$  values (Fig. 23). No change in the C-V curves means that trapped holes works as fixed charges and do not contribute to  $\Delta V_{hys}$ . The present results can be explained by a model of Fig. 24. Under low  $E_{ox}$ , only electrons in Ge are trapped into slow traps during C-V measurements. Under high  $E_{ox}$ , on the other hand, hot holes created probably in the gate metal are injected into dielectrics and trapped into hole traps. These trapped holes do not come out and cause the negative  $V_{FB}$  shift as fixed positive charges. In order to determine  $E_{critical}$  for hole trapping, the C-V scan using the sequence II with high  $E_{ox}$  is applied to the three types of capacitors. Fig. 25 shows the hole trap density after 1 and 2 cycles as a parameter of  $E_{ox}$ . The linear relationship between the hole trap density and the cycle number is clearly observed. Fig. 26 shows this slope as a function of  $E_{ox}$ . As a result,  $E_{critical}$  is estimated to be 11.5 and 14.8 MV/cm for w/ and w/o Y<sub>2</sub>O<sub>3</sub> n-Ge MOS interfaces, respectively. It is found that inserting the Y<sub>2</sub>O<sub>3</sub> interfacial layer makes the interface more robust against hole trapping.

In addition to hole trapping, we have found that generation of slow electron traps occurs at  $E_{ox}$  higher than  $E_{critical}$ . In order to discriminate generated and existing electron slow traps, we propose a new measurement using sequence III, shown in Fig. 27. Here, after applying high  $V_{stop}$  once,  $\Delta V_{hys}$  under the initial C-V scan condition with sufficiently low  $Y_{stop}$  is re-measured. Since  $\Delta V_{hys}$  does not change for the repeated measurements with low  $V_{stop}$  (Fig. 8), the increment  $\Delta V_{hys}$  corresponds to  $\Delta N_{st}$ for generated slow traps. Fig. 28 shows the change in  $V_{FB}$  by using sequence III. We can discriminate and determine  $\Delta N_{st total}$ ,  $\Delta N_{st-generated}$ ,  $\Delta N_{st-existing}$  (total, generated, existing electron slow traps density), and  $\Delta N_h$  (hole traps density) under the proposed measurement as follows;

 $\Delta N_{st-total} = \Delta V_{hys2} \times C_{ox}/q, \qquad \Delta N_{st-generated} = (\Delta V_{hys1} - \Delta V_{hys0}) \times C_{ox}/q, \\ \Delta N_h = \Delta V_{forward} \times C_{ox}/q, \qquad \Delta N_{st-existing} = \Delta N_{st-total} - \Delta N_{st-generated} \\ Fig. 29 shows the <math>V_{FB}$  values measured by sequence III. After the  $V_g$  scan up to high  $V_{stop}$ ,  $V_{FB}$  in the forward scan decreases and  $V_{FB}$  in the backward scan slightly increases, resulting in the backward scan slightly increases. the increase of  $\Delta V_{hys}$  in comparison with the initial scan. This result means that trapped holes appear and electron slow traps are generated by applying higher  $V_{stop}$  ( $E_{ox}$ ). By using this new measurement method, we compare the contributions of generated and existing electron slow traps and hole traps to total  $\Delta N_{st}$  among the three types of n-Ge MOS capacitors. Fig. 20 shows  $\Delta N$  in the total  $\Delta N_{st}$  and ong the three types of n-Ge WOS capacitors. Fig. 30 shows  $\Delta N_{st-total}$ ,  $\Delta N_{st-existing}$ ,  $\Delta N_{st-generated}$  and  $\Delta N_h$  in the  $Al_2O_3/GeO_x/Ge$  MOS interfaces with post-PO. It is found that  $\Delta N_{st-existing}$  dominates  $\Delta N_{st-total}$  in lower  $E_{ox}$ , while  $\Delta N_{st-generated}$  is comparable to or higher than  $\Delta N_{st-existing}$  in higher  $E_{ox}$ . Also,  $\Delta N_h$  is comparable to  $\Delta N_{st-existing}$  and  $\Delta N_{st-generated}$  in high  $E_{ox}$ . These results indicate that the influence of slow trap generation and hole trapping must be taken into account in high  $E_{ox}$  as the physical origin of slow electron trapping in Ge high  $E_{ox}$  as the physical origin of slow electron trapping in Ge MOS reliability. Fig. 31 shows the comparison of  $\Delta N_{st-total}$ ANos remaining, AN<sub>st-generated</sub> and  $\Delta N_h$  among the post- and pre-PO Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/n-Ge, and post-PO Al<sub>2</sub>O<sub>3</sub>/Y<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/n-Ge gate stacks. It is found that  $\Delta N_{st-existing}$  in high  $E_{ox}$  is almost the same, while pre-PO exhibits the lowest value in low  $E_{ox}$ , as shown in Fig. 4(a). Also,  $\Delta N_{st-generated}$  is almost the same between pre-and post-PO Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge. These facts suggest that the slow electron transition in high  $E_{ox}$  determined by electron trapping and generation in high  $E_{ox}$  are determined by a common nature of pure GeO<sub>x</sub>. It is found, on the other hand, that Al<sub>2</sub>O<sub>3</sub>/Y<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge shows much lower  $\Delta N_h$  and  $\Delta N_{st}$ that  $Al_2O_3/Y_2O_3/GeO_x/Ge shows much lower <math>\Delta N_h$  and  $\Delta N_{st-generated}$ , meaning that insertion of  $Y_2O_3$  and doping of Y into GeO<sub>x</sub> can be an effective way to improve the gate stack reliability in high  $E_{\alpha x}$ . This result is consistent with the report on stabilization of GeO<sub>2</sub> network by Y incorporation [12]. As a result, we can interpret that lower  $\Delta N_{st-total}$  of pre-PO in low  $E_{\alpha x}$  and  $Al_2O_3/Y_2O_3/GeO_x/Ge in high <math>E_{\alpha x}$  are attributed to the suppression of existing trap generation due to pre-PO and the increased robustness against electron slow trap generation and increased robustness against electron slow trap generation and the hole traps, respectively. The present analyses also suggest that existing and generated electron slow trap and hole traps have the different physical origins.

## Characteristics of slow traps in Ge n-MOSFETs

As described above, the slow traps measured by C-V hysteresis can be a part of existing slow traps. In order to estimate all of slow traps affecting device performance, the evaluation of time dependence of MOSFET currents is effective. Thus, the characteristics of channel currents of Ge n-MOSFETs with Al<sub>2</sub>O<sub>3</sub>/GeO<sub>8</sub>/Ge gate stacks are studied. Fig. 32 and 33 show  $I_s$  as a function of  $V_g$  and the time dependence, respectively. The decrease in  $I_s$  corresponds to the trapped electrons. The long-term  $I_s$ -t characteristics in Fig. 34 indicate that show trapping has no saturation and is described by the log t dependence. We have also found that the trapping characteristics have the temperature dependence, as seen in Fig. 35. The activation energy of the slope in log t plot is estimated to be ~ 20 meV (Fig. 36). Thus, any temperature-dependent process could be incorporated into the slow trapping mechanism of channel electrons, as Fig. 37. VI. Conclusion

The properties of slow traps in Ge MOS interfaces in small and large  $E_{ox}$  were systematically examined. It was found that only existing slow traps are responsible in low  $E_{ox}$ , while generation of slow traps and hole trapping additionally occur in high  $E_{ox}$ . Also, we proposed a new measurement scheme to discriminate existing and generated electron slow traps. The pre-PO and  $Y_2O_3$  insertion have been found to reduce existing and generated slow electron traps, respectively, contributing to the reduction in total slow trap density.

contributing to the reduction in total slow trap density. ACKNOWLEDGEMENTS This work was partly supported by a Grant-in-Aid for Scientific Research (17H06148) from the Ministry of Education, Culture, Sports, Science, and Technology in Japan and JST-CREST, Grant Number JPMJCR1332, Japan. **REFERENCES** [1] R. Zhang et al., APL 98 (2011) 112902 [2] R. Zhang et al., TED 60 (2013) 927 [3] R. Zhang et al., IEDM (2011), 642 [4] J. Franco et al., IEDM (2013) 397 [5] G. Groesenken et al., IEDM (2014) 828 [6] C. Lu et al., JAP 116 (2014) 174103 [7] M. Ke et al., MEE 178 (2017), 132 [8] M. Ke et al., ESSDERC (2017) 296 [9] M. Ke et al., APL 109 (2016) 032101 [10] J. Ma et al., MEE 109 (2013) 43 [11] J. Ma et al., TED 61 (2014) 1307 [12] C. Lu et al. IEDM (2015) 370 TED 61 (2014) 1307 [12] C. Lu et al., IEDM (2015) 370



