

A CMOS 5-GHz Micro-Power LNA

Hsieh-Hung Hsieh and Liang-Hung Lu

Department of Electrical Engineering and Graduate Institute of Electronics Engineering,
National Taiwan University, Taipei, Taiwan, R.O.C.

Abstract — A fully integrated LNA suitable for ultra-low-voltage and ultra-low-power applications is designed and fabricated in a standard 0.18- μm CMOS technology. With complementary current-reused gain stages, the proposed amplifier exhibits 9.2-dB small-signal gain and 4.5-dB noise figure at 5 GHz while consuming 900- μW dc power from an extremely low supply voltage of 0.6 V. A gain/power quotient, which is widely used as the figure of merit for low-power amplifiers, of 10.2 dB/mW is achieved in this work.

Index Terms — CMOS RF, low-noise amplifiers, current reuse, ultra-low-power, ultra-low-voltage.

I. INTRODUCTION

The increasing demands on portable wireless devices have motivated the development of low-power RF frontends. With recent advances in the high-frequency characteristics, CMOS has become the choice of technology due to its lower cost and higher level of integration. One major drawback of using CMOS at radio frequencies is the inherently low transconductance of the transistors. To achieve sufficient transconductance for RF applications, typical CMOS frontend designs involve high bias current and high power consumption, which reduces the battery lifetime of the portable devices. Besides, the supply voltage is also an important design issue in the implementation of CMOS RF circuits. As the feature size of the MOSFETs continues to shrink, the supply voltage is scaled down accordingly. Unfortunately, the performance of most RF circuits degrades significantly as the supply voltage decreases below 1 V. In order to take the advantage of advanced CMOS technologies, it is desirable to develop low-voltage techniques for RF frontend circuits with satisfactory performance.

Being a crucial part in a frontend receiver, the low-noise amplifier (LNA) is recognized as one of the most power-consuming components. Recently, current-reused LNA topology [1] was reported to achieve high gain with minimum power consumption. However, the use of stacked NMOS stages limits its application in low-voltage designs. In order to reduce the required supply voltage, a folded cascode LNA was proposed [2]. Though the minimum supply voltage can be reduced by one transistor overdrive, the bias currents of the gain stages have to be




Fig. 1. Schematic of the micro-power LNA.

provided separately, resulting in an increase in power consumption. In this paper, a novel current-reused topology is proposed for the complementary cascaded amplifier. An ultra-low-power and ultra-low-voltage LNA is presented in a 0.18- μm CMOS technology for 5-GHz wireless applications.

Section II presents the circuit topology and design issues including bias scheme, small-signal characteristics, noise figure and linearity. The experimental results of the fabricated LNA are shown in Section III. Finally, Section IV concludes this paper.

II. CIRCUIT DESIGN AND ANALYSIS

A. LNA Topology

The proposed 0.6-V micro-power LNA with all on-chip components is shown in Fig. 1. In order to provide high LNA gain with a reduced supply voltage and minimum

power dissipation, cascaded gain stages are used in this design. The common-source MOSFETs, M_{N1} , M_{P1} and M_{P2} , represent the first, second and third stage, respectively. By connecting the drain inductances of the gain stages together with an ac ground provided by the capacitor C_4 , the current-reused topology is established. Instead of stacking NMOS transistors to share the bias current in a conventional current-reused topology, complementary gain stages are used to further reduce the supply voltage by one transistor overdrive. The stacking complementary stages are biased with the gate of M_{N1} connected to V_{DD} and the gate of M_{P1} and M_{P2} tied to the ground through resistors.

In a cascaded amplifier, it is required that all MOSFETs are saturated to provide sufficient signal amplification. Based on the dc analysis, the supply voltage, V_{DD} , should be kept approximately between V_{th} and $2V_{th}$, where V_{th} is the threshold voltage of the MOSFETs. With a supply voltage higher than $2V_{th}$, the transistors are driven out of saturation, resulting in a decrease of power gain. On the other hand, a supply voltage below V_{th} turns off the transistors. Therefore, optimized LNA performance is achieved with a supply voltage of 0.6 V in this design.

Once the supply voltage is determined, the voltage V_D in Fig. 1 is designed to be half of V_{DD} by the aspect ratios of the NMOS and the PMOS transistors. Note that the voltage V_D is considered a quasi-stable dc operating point when both NMOS and PMOS are saturated. Typically, common-mode feedback (CMFB) is required to provide a stable dc bias at the output. In this design, capacitive coupling is used between the gain stages, and the MOSFETs are biased at the verge of the saturation region due to the reduced supply voltage. Therefore, the middle point voltage V_D has better tolerance with respect to the process and supply voltage variation. Good bias stability is achieved by properly choosing the design parameters without CMFB.

B. Small-Signal Characteristics

The LNA design is originated from a three-stage cascaded amplifier. Taking the carrier mobility and the device parasitics into consideration, NMOS is used as the input stage, followed by two PMOS stages in common-source configuration. Inductive source degeneration technique (L_G and L_{S1}) is adopted for the input matching while the output matching is provided by C_3 and L_{D1} . In addition, LC networks (C_1 , L_{D1}) and (C_2 , L_{D2}) in between the gain stages are used as the inter-stage matching and dc block.

The simplified small-signal equivalent circuit for the input stage is shown in Fig. 2, where L_p and C_p are the shunt reactive elements at the drain of M_{N1} . If the value of




Fig. 2. The small-signal equivalent circuit of the input stage.

C_4 is sufficiently large, the shunt inductance L_p is approximated by L_{D1} , while C_p represents the series connected of C_1 and the input capacitance of the second stage. In this design, L_p is chosen to resonate with C_p at the frequency of interest. With the parallel resonance at the drain terminal, the gain of the input stage is enhanced regardless of the input capacitance of the second stage. As a result, the overall noise figure of the LNA is reduced due to the suppression of the noise contribution from the following stages.

C. Noise and Linearity

In addition to the small-signal gain, the noise figure and the linearity are the most important circuit parameters in a LNA design, especially for ultra-low-power and ultra-low-voltage applications. Due to the similarity in circuit topology, the analysis of the proposed LNA is simplified as a three-stage cascaded amplifier.

In a typical three-stage cascaded amplifier, the overall noise figure can be obtained by the equation [3] as

$$NF_{tot} = 1 + (NF_1 - 1) + \frac{(NF_2 - 1)}{A_{p1}} + \frac{(NF_3 - 1)}{A_{p2}} + \dots \quad (1)$$

where NF_i and A_{pi} represent the noise figure and the available power gain of the i -th stage, respectively. Therefore, it is desirable to have a minimum NF_1 while maintaining A_{p1} sufficiently large to suppress the noise contributions from the following stages. Since the transistors are biased at low bias current and overdrive voltage in the proposed topology to achieve micro-power operation, a degradation in the noise figure is expected as suggested in [4]. In addition, the noise contributed from the following stages can not be neglected due to the moderate gain of the first stage. The LNA design involves

the trade-offs between the gain and the noise figure of the individual stages to optimize the overall amplifier gain with an acceptable noise figure.




Fig. 3. The micrograph of the fabricated LNA.

In a cascaded amplifier, the linearity parameters, such as the input-referred 1-dB gain compression point (P_{in-1dB}) and the input third-order intercept point (IIP_3), are dominated by the last gain stage. Typically, better amplifier linearity can be obtained by increasing the transistor size and the bias current of the output stage. For the proposed LNA topology, the bias current of the output stage is limited to achieve the minimum power dissipation. Therefore, a fundamental restriction is imposed on the P_{in-1dB} and IIP_3 in the implementation of a micro-power LNA.

III. EXPERIMENTAL RESULTS

The proposed LNA was designed and fabricated in a standard 0.18- μm CMOS technology. Figure 3 shows the micrograph of the fabricated LNA with a chip area of $0.86 \times 1.1 \text{ mm}^2$ including the pad frame. On-wafer probing was performed to characterize the circuit performance of the LNA.

The measured small-signal characteristics of the micro-power LNA are illustrated in Fig. 4. The LNA consumes a dc power of $900 \mu\text{W}$ from an ultra-low supply voltage of 0.6 V. Due to the use of the cascaded gain stages and the inter-stage resonance, a small-signal gain of 9.2 dB is achieved at the center frequency of 5 GHz. With on-chip matching networks, the input and output are matched to 50 Ω around its center frequency. The measured S_{11} and S_{22} are -12 dB and -20.9 dB, respectively. In addition to the

small-signal characteristics, noise figure measurement was performed without external noise matching. As can be




Fig. 4. The measured small-signal performance of the LNA.




Fig. 5. The measured P_{in-1dB} and IIP_3 of the LNA with input frequency spacing of 10 MHz.

seen from Fig. 4, the LNA exhibits a noise figure of 4.5 dB at 5 GHz.

For the evaluation of the large-signal behavior, the IIP_3 and the P_{in-1dB} of the LNA were obtained by two-tone harmonic measurement with 10-MHz input frequency spacing. The measured P_{in-1dB} and IIP_3 are -27 and -15 dBm, respectively, as shown in Fig. 5. The linearity of the LNA is mainly limited by the power dissipation of the third stage. In this work, the micro-power LNA is designed for optimized gain at the cost of noise figure and linearity.

TABLE I
PERFORMANCE COMPARISON OF THE LOW-POWER AND LOW-VOLTAGE LNA

| | Unit | This Work | [5] | [6] | [7] | |
|-------------------|-------|--------------------|-------------------|------------|--------------------|-------|
| Technology | – | 0.18- μ m CMOS | 0.35- μ m SOI | 90-nm CMOS | 0.18- μ m CMOS | |
| Frequency | GHz | 5 | 1.6 | 5.5 | 5.8 | |
| Power Dissipation | mW | 0.9 | 7.5 | 1.2 | 1.0 | 22.2 |
| Supply Voltage | V | 0.6 | 1.5 | 0.6 | 0.6 | 1 |
| Power Gain | dB | 9.2 | 10.8 | 6.4 | 9.2 | 13.2 |
| Noise Figure | dB | 4.5 | 4.2 | 4.8 | 3.6 | 2.5 |
| S_{11} | dB | -12 | – | – | -10 | -5.3 |
| S_{22} | dB | -20.9 | – | – | -14 | -10.3 |
| P_{in-1dB} | dBm | -27 | 3.7 | – | -15.8 | -14.0 |
| IIP ₃ | dBm | -15 | – | – | -7.25 | – |
| Gain/ P_{dc} | dB/mW | 10.2 | 1.44 | 5.33 | 9.01 | 0.59 |

The performance of the micro-power LNA is summarized in Table I together with the results from previously published data [5]-[7] for comparison. The proposed LNA has the lowest power consumption and supply voltage while maintaining a satisfactory gain and noise figure at 5 GHz. A gain/power quotient of 10.2 dB/mW is achieved in this design. It is suitable for ultra-low-voltage and ultra-low-power wireless applications.

IV. CONCLUSION

A micro-power LNA using a standard 0.18- μ m CMOS technology is presented. By employing current-reused topology and inter-stage resonance technique, the fully integrated LNA exhibits a 9.2-dB power gain and 4.5-dB noise figure at 5 GHz while consuming 900- μ W dc power from an ultra-low supply voltage of 0.6V.

ACKNOWLEDGEMENT

This work was supported in part by the National Science Council under Grant No. 93-2220-E-002-003 and 93-2220-E-002-009. The authors would like to thank National Chip Implementation Center (CIC) for chip fabrication and technical supports.

REFERENCES

- [1] Triquint Semiconductor, "TQ9203, low-current RF IC downconverter," in *Wireless Communication Products*, 1995.
- [2] Eyad Abou-Allam and Tajinder Manku, "A low voltage design technique for low noise RF integrated circuits," *ISCAS 1998*, vol. 4, pp. 373-377, June 1998.
- [3] Guillermo Gonzalez, *Microwave Transistor Amplifiers: Analysis and Design*, Prentice Hall, 1997.
- [4] Derek K. Shaeffer and Thomas H. Lee, "A 1.5-V, 1.5-GHz CMOS low noise amplifier," *IEEE J. Solid-State Circuits*, vol. 32, no. 5, pp. 745-759, May 1997.
- [5] Kousuke Ohsato and Toshihiko Yoshimasu, "Internally matched, ultralow dc power consumption CMOS amplifier for L-band personal communications," *IEEE Microwave and Wireless Components Letters*, vol. 14, no. 5, pp. 204-206, May 2004.
- [6] D. Linten, et al., "Low-power 5 GHz LNA and VCO in 90 nm RF CMOS," *VLSI Circuits Symposium 2004*, pp. 372 – 375, June 2004.
- [7] M. N. El-Gamal, K. H. Lee and T. K. Tsang, "Very low-voltage (0.8V) CMOS receiver frontend for 5GHz RF applications", *Circuits, Devices and Systems, IEE Proceedings*, vol.149, no.5/6, pp.355 – 362, Oct.-Dec. 2002.