
High Voltage Devices, Topologies and Gate Drivers

Yogesh Ramadass


Texas Instruments





More electronics adding intelligence and connectivity



• Electricity accounts for 40% of US energy consumption








Outline

- Power devices
 - \circ MOS
 - GaN
 - SiC, IGBT
- Power system topologies
 - Hard-switched
 - Soft-switched
 - Buck, flyback
- Gate Drivers
 - Drive Requirements
 - Isolation
 - Protection Circuits
- Summary


Ideal Power Switch




- Block infinite voltage
- Carry infinite current
- Zero turn/off time
- Zero power to drive
- Normally Off
- Zero cost



Power MOSFET construction





• Vertical power MOSFET with n-type drift region




• EPI region resistance dominates at high voltages for conventional power MOSFET

Super-junction MOSFET






• Multiple parasitics define operation of power switch



MOSFET Capacitance


Table 5 Dynamic characteristics

Baramatar	Symbol Values Min. Typ. Max.	Values			11:1:1	Note / Test Condition	
Parameter		Max.	Unit Note / Test Condition				
Input capacitance	Ciss	-	996	-	pF	V _{GS} =0V, V _{DS} =400V, <i>f</i> =250kHz	
Output capacitance	Coss	-	14	-	pF	V _{GS} =0V, V _{DS} =400V, <i>f</i> =250kHz	
Effective output capacitance, energy related ¹⁾	C _{o(er)}	-	29	-	pF	V _{GS} =0∨, V _{DS} =0400∨	
Effective output capacitance, time related	C _{o(tr)}	-	313	-	pF	I _D =constant, V _{GS} =0∨, V _{DS} =0400∨	



IPD65R225C7 datasheet


- Device capacitances are heavily voltage dependent
- Rated capacitance is different for time and energy related calculations



• E_{OSS} from datasheet = $\frac{1}{2} \times 29$ pF x 400² = 2.32 µJ


Reverse Recovery

Development of the second seco	C umbal		Values				
Parameter	Symbol	Min.	Тур.	Гур. Мах.	Unit	nit Note / Test Condition	
Diode forward voltage	V _{SD}	-	0.9	-	V	V _{GS} =0V, <i>I</i> _F =17.1A, <i>T</i> _j =25°C	
Reverse recovery time	trr	-	800	-	ns	V _R =400V, <i>I</i> ⊧=33A, d <i>i</i> ⊧/d <i>t</i> =60A/µs; see table 8	
Reverse recovery charge	Qrr	-	10	-	μC	V _R =400V, <i>I</i> ⊧=33A, d <i>i</i> ⊧/d <i>t</i> =60A/µs; see table 8	
Peak reverse recovery current	I _{rm}	-	30	-	А	V _R =400V, <i>I</i> ⊧=33A, d <i>i</i> ⊧/d <i>t</i> =60A/µs; see table 8	



IPB65R065C7 datasheet

- Dominant loss factor in hardswitched applications
- Dependent on I_F , dI_F/dt and time for which diode was ON




• Drain voltage starts switching when gate reaches plateau


MOSFET Gate Capacitance


Table 6 Gate charge characteristics


IPD65R225C7 datasheet

Devenuester	Cumphed	Values			11	Note / Toot Condition
Parameter	Symbol	Min.	Typ.		Unit	Note / Test Condition
Gate to source charge	Qgs	-	5	7	nC	V _{DD} =400V, <i>I</i> _D =4.8A, <i>V</i> _{GS} =0 to 10V
Gate to drain charge	Q _{gd}	-	6	-	nC	V _{DD} =400V, <i>I</i> _D =4.8A, <i>V</i> _{GS} =0 to 10V
Gate charge total	Qg	-	20	-	nC	V _{DD} =400V, <i>I</i> _D =4.8A, V _{GS} =0 to 10V
Gate plateau voltage	V plateau	-	5.4	21	V	V _{DD} =400V, <i>I</i> _D =4.8A, V _{GS} =0 to 10V











Property	Si	GaN	SiC
Bandgap Energy (eV)	1.12	3.4	3.3
Breakdown Field (MV/cm)	0.3	3.5	3.2
Electron mobility (cm ² /Vs)	1400	2000	950
Saturated Electron velocity (10 ⁷ cm/s)	1	2.5	2.5





• 2D Electron Gas layer significantly lowers RDSON

GaN construction




 Normally OFF devices are important in power electronics for safety







- Si FET is used to switch the GaN FET ON/OFF
- GaN FET provides the voltage blocking capability while the Si FET sets the VT




• GaN output capacitance is significantly lower




- Significant Q_{oss} benefits
- E_{oss} benefit is smaller





- Significant Q_G improvement in both 200V and 600V devices
- Lower Q_{GD} also leads to faster switching thereby reducing overlap losses

Benefits of GaN



Hard-Switched Buck FET Losses


Conduction Switching Reverse Recovery $Q_{RR} V_{IN} f_{SW}$ Cross Conduction $I_{L,AV} V_{IN} t_{ov} f_{SW}$ Gate Drive


 $I_{rms}^2 R_{DS}$ $Q_{OSS} V_{IN} f_{SW}$ $2 Q_G V_{DRV} f_{SW}$


- Better FoM ($Q_{OSS} * R_{DS}$)
- Low terminal capacitances (Q_{OSS}, Q_G)
- No reverse recovery (Q_{RR})
- Lower $Q_{GD} \rightarrow$ faster switching (low t_{ov})
- High frequency operation \rightarrow lower passive volume

Size improvement with frequency

23mm








Ci V_ 🕥 C_{R2}


c. S. Lim, APEC 2014






- EMI filter size reduction
- New topologies enabled

	Commercial	PowerChip
Efficiency	64 - 83 %	93 %
Switching Frequency	57 - 104 kHz	5-10 MHz
Power Factor	0.73-0.93	0.89
Power Density	< 5 W/in ³	> 50 W/in ³




- Used for voltages greater than 1000V
- Behaves like a bipolar controlled through a gate
- Can carry very large currents at slow switching speeds


SiC construction



- High voltage, high temperature capable device
- Capable of reduced switching losses leading to more power dense solutions




- 1200V, 160mΩ CREE CPM2-1200-0160B SiC device
- C_{OSS} and Q_{OSS} comparable to 600V GaN device of similar $R_{DS,ON}$



- SiC versus Si IGBTs -- 90% lower switching losses
- Enables 3X frequency increase
- Rds on vs Temp only 20% increase

WBG Value Propositions

- Si SJ (500V 900V)
 - Proven Reliability
 - Robust operation
 - Low Cost
 - High \mathbf{Q}_{OSS} and \mathbf{Q}_{RR}
- Si IGBT (1kV 6kV)
 - Reliable, high temp operation
 - Very Low Cost
 - High switching losses
- GaN on Si (40V 600V)
 - Extremely fast switching
 - Low terminal capacitance
 - Moderate cost
 - Reliability concerns, Lateral device





- SiC (600V 6kV)
 - High power, high temp operation
 - Very good thermals
 - \bullet Low $\mathsf{Q}_{\mathsf{R}\mathsf{R}}$ and switching losses
 - Expensive


Outline

- Power devices
 - MOS • GaN
 - SiC, IGBT
- Power system topologies
 - Hard-switched
 - Soft-switched
 - Buck, flyback
- Gate Drivers


 Drive Requirements
 Isolation
 Protection Circuits
- Summary








100kHz Hard-switched buck converter






- L = 750µH
- Rind = 0.17Ω
- Ipeak = 3.4A
- Ivalley = 2.1A


Loss breakdown (calculations)

- HS_cond: (lav²+Δl²/3)*RHS/2 = 7.7*.152/2 = 0.6W
- LS_cond: $(lav^2+\Delta l^2/3)*RLS/2 = 7.7*.152/2 = 0.6W$
- HS_switching: Qoss*VBUS*fsw = 40e-9*400*100e3 =1.6W
- HS_overlap: lvalley*VBUS*tr*fsw = 2.1*400*8e-9*100e3 = 0.67W
- LS_deadtime: lav*Vdiode*tdead*2*fsw = 2.75*4.5*200e-9*100e3 = 0.24W
- IND_winding: (lav^2+ΔI^2/3)*RIND = 7.7 * 0.17 = 1.31W
- IND_core: (see next page) = 2.9W
- Total Loss = 8W
- If a 600V Si power FET was used (QRR = 700nC), then reverse recovery loss due to body diode: QRR*VBUS*fsw = 0.7e-6*400*100e3 = 28W


Inductor core loss

- IND is obtained by winding 45 turns on 2 Magnetics 0077071A7 Kool Mu cores
- Core mean length (Im) = 8.33cm
- Cross-section area (A) = 1.64cm2
- Bmax = μ*n*lpeak/lm
 = 60*4π*1e-7*45*3.4/8.33e-2 = 0.138T
- Bmin = μ*n*lvalley/lm
 = 60*4π*1e-7*45*2.1/8.33e-2 = 0.086T
- ΔBpeak = (1380 860) / 2 = 260Gauss
- From core loss curve at 100kHz, Loss = 70mW / cm³
- Total core loss = 70m*3*13.66 = 2.9W






Soft-switching



 Voltage across switch or current through switch brought to zero before switch transition

Quasi Resonant buck



- 1. HS ON : Inductor current gets ramped up to peak current
- 2. SW OFF : Inductor current softly discharges LS C_{oss} and softly charges HS C_{oss} . Remain in this state till VSW reaches 0V
- 3. LS ON : Inductor current gets ramped down to valley current
- SW OFF : Inductor current softly charges LS C_{oss} and softly discharges HS C_{oss}. Remain in this state till inductor current reaches 0

Efficiency breakdown of QR-buck

- Net loss due to $C_{\rm oss}$ is close to 0 and there is no overlap or reverse recovery losses
- Loss mechanisms:


 $P_{cond} = I_{rms}^{2} \times RDS_{ON}$ $P_{L,copper} = I_{rms}^{2} \times RIND_{DC} + I_{AC}^{2} \times RIND_{AC}$

 $P_{L,core} = a \times B_{pk}^{\ b} \times f_{sw}^{\ c}$ (B_{pk} is proportional to I_{L, pk-pk})

 $P_{GD} = 2 \times Q_G \times V_{GS} \times f_{SW}$


- Other than gate-drive loss, the other losses are a function of I_{rms} or I_{pk-pk}
- How does Q_{oss} affect these parameters?

How Q_{oss} affects efficiency




- The inductor current needs to reverse to build enough energy in the inductor to charge HS and LS $\rm C_{OSS}$
- Energy in system when inductor current begins reversing = E_{oss} (HS)
- Energy delivered to switches and input during negative inductor current = Q_{oss} (HS)* V_{IN} + E_{oss} (LS)
- Energy drawn from load ~ $k * L * I_V^2$

How Q_{oss} affects efficiency



- High Q_{oss} , high V_{IN} and low inductance (higher f_{sw}) lead to a higher I_V
- A higher value of I_V directly increases the total I_{rms} and I_{pk-pk}
- Q_{oss} is the important metric, not E_{oss}
- The effect of Q_{oss} diminshes at higher I_{LOAD}


Switching waveforms



2019 Custom Integrated Circuits Conference - Education Sessions


Slide 49

Efficiency Comparison




- High frequency, high efficiency topology
- Efficiency benefits in using GaN devices
- Needs 2 power FETs of >400V rating

Valley switch flyback operation



Valley switch flyback with leakage



1. With leakage inductance, the drain node is clamped by RCD snubber. Once the leakage energy is expended, the drain node rings down to VIN + N*VOUT

Design criteria

• Let the voltage of the clamp be

$$V_{CLAMP} = NV_{OUT} + V_C$$

• Maximum VDS on the switch

$$V_{DS,max} = V_{IN} + NV_{OUT} + V_C$$

- For VIN range from 90V 360V and VOUT = 60V, N=2 is selected to keep duty cycle within reasonable range
- To keep maximum VDS to less than 600V, the clamp voltage is chosen as 240V, with VC set to 120V

Losses in a flyback converter

$$P_{cond,sw} = I_{rms,pri}^{2} \times RDS_{ON}$$

$$P_{cond,diode} = I_{OUT} \times V_{D} + I_{rms,sec}^{2} \times Rdiode$$

$$P_{L,copper} = I_{rms}^{2} \times RIND_{DC} + I_{AC}^{2} \times RIND_{AC}$$

$$P_{L,core} = a \times B_{pk}^{b} \times f_{sw}^{c} \quad (B_{pk} \text{ is proportional to } I_{L, pk-pk})$$


$$P_{sw} = \left[E_{OSS}@(VIN - N \times V_{OUT}) + \frac{1}{2}C_{pri}(VIN - N \times V_{OUT})^{2}\right] \times f_{sw}$$

$$P_{sw,diode} = \left[Q_{OSS}@\left(VOUT + \frac{V_{IN}}{N}\right) - Q_{OSS}@(2 \times VOUT) \times \left(VOUT + \frac{V_{IN}}{N}\right)f_{sw}\right]$$

$$P_{GD} = Q_{G} \times V_{GS} \times f_{sw}$$

$$P_{leak} = \frac{1}{2}L_{K}I_{peak}^{2} \times \left(1 + \frac{NV_{OUT}}{V_{C}}\right)$$

Understanding leakage loss



Losses specific to the switch

$$P_{cond,sw} = I_{rms,pri}^2 \times RDS_{ON}$$

$$P_{cond,diode} = I_{OUT} \times V_D + I_{rms,sec}^2 \times Rdiode$$

$$P_{L,copper} = I_{rms}^{2} \times RIND_{DC} + I_{AC}^{2} \times RIND_{AC}$$

$$P_{L,core} = a \times B_{pk}^{\ b} \times f_{sw}^{\ c}$$


$$P_{sw} = \left[E_{OSS} @ (VIN - N \times V_{OUT}) + \frac{1}{2} C_{pri} (VIN - N \times V_{OUT})^2 \right] \times f_{sw}$$

$$P_{sw,diode} = \left[Q_{OSS} @ \left(VOUT + \frac{V_{IN}}{N} \right) - Q_{OSS} @ (2 \times VOUT) \times \left(VOUT + \frac{V_{IN}}{N} \right) f_{sw} \right]$$

$$P_{GD} = Q_G \times V_{GS} \times f_{sw}$$

$$P_{leak} = \frac{1}{2} L_K I_{peak}^2 \times \left(1 + \frac{NV_{OUT}}{V_C} \right)$$

Efficiency Comparison




- Single low-side switch with isolation capability
- Severe voltage stress on the primary switch
- Switch losses are a small fraction of the overall losses and E_{OSS} dependent

Topology Selection

	0-100 W, lout<10 A	0-100 W, Iout>10 A	100-400 W	400-1200 W	1200-3000 W
Single-switch flyback	1	-		0 - 0	-
2-switch flyback	1	-	-	: - 2	-
Active clamp flyback	1	-	-	8-1	-
Single-switch forward	1	1	-	8=8	-
2-switch forward	1	1	1	-	- <u>-</u>
Active clamp forward	1	1	1	-	
Half bridge	-	1	1	1	7
LLC Half Brdige	-	1	1	1	100 200
Full bridge			75%	1	
Phase shifted ZVT full bridge		₹ 1 1		1	1

http://www.smps.us/topologies.html




- Energy density of capacitors is higher
- Reduced voltage rating on switches
- More switches and associated drivers

Outline


- Power devices
 - MOS
 - o GaN
 - SiC, IGBT
- Power system topologies

 Hard-switched
 Soft-switched
 Buck, flyback
- Gate Drivers

 Drive Requirements
 Isolation
 - Protection Circuits
- Summary




Turn-ON Slew-rate control




2019 Custom Integrated Circuits Conference - Education Sessions

62


Turn-ON Slew-rate control




Turn-ON Slew-rate control



Pull-down constraints




 Pull-down resistance needs to be small enough to prevent accidental turn-ON of power FET during hardswitching event




Isolation

- What is Isolation?
 - It is a means for two or more electrical circuits to exchange signal or power without current flow
- Why Isolation is Used?
 - Safety, to protect from high voltage potential that would damage equipment or harm humans.
 - Break ground loop, to tolerate ground difference or eliminate ground/common-mode noise.
 - Communication, to send signal between unreferenced circuits or long distance
 - Level shifting



Signal Isolators Inductive GMR Optical



Part	Coupling Technology	V _{CC} (V)	Signaling Rate (Mbps)	UL1577 (VRMS)	Transient Immunity (kV/μs)	Power (mW)	Magnetic Field Immunity	Reliability (MTTF), 60% Confidence (Hr/Fail.)
ISO721	Capacitive	3.3 or 5	150	2500	25	60	+	1.25M
ADuM110 0	Inductive	5	100	2500	25	4.3		
		3.3	50			1.2		
HCPL- 0900	Inductive	ductive 5 100	2500	15	30		288k	
		3.3				13.2		
HCPL- 0721	Optical	5	25	3750	10	95	++	175k
HCPL- 0723	Optical	5	50			137.5	++	

Capacitive level shifter has high signal rates


Capacitive


- Transformer based level shifters excel in power consumption and immunity
- Optical isolators can handle large isolation voltages

LMG5200 - Half-bridge power stage


- Integrated 80V GaN FETs

 Minimizes power and gate loops
- Drivers co-packaged with HS, LS FETs
- Fast propagation times
- Protection Functions
 - UVLO
 - Bootstrap clamp
 - Thermal Shutdown for GaN






LMG5200 - Half-bridge power stage



BOOTSTRAP DIODE

	HB-HS clamp	Regulation voltage	4.7	5	5.3	V
t _{BS}	Bootstrap diode reverse recovery time	I _F = 100 mA, I _R = 100 mA		40		ns
Q _{RR}	Bootstrap diode reverse recovery charge	V _{VIN} = 50 V		2		nC
Q _{OSS}	Output charge	V _{DS} = 50 V, I _D = 10 A		20		nC
Q _{RR}	Source to drain reverse recovery charge	Not including internal driver bootstrap diode		0		nC

t _{MON}	Delay matching: LI high and HI low	V _{VIN} = 50 V, V _{VCC} = 5 V		2 8	0 ns
t _{MOFF}	Delay matching: LI low and HI high ⁽²⁾	V_{VIN} = 50 V, V_{VCC} = 5 V		2 8	0 ns
t _{PW}	Minimum input pulse width that changes the output		10		ns



Summary

- High voltage power devices play a significant role in our daily activities
- Energy efficiency of these devices impact a major part of energy consumption in the world
- Advent of faster, more efficient wide bandgap devices promises smaller, lighter power supplies
- Topology selection and application space determines the choice of suitable power device
- Smarter gate drive solutions and integrated modules are needed to maximize the benefits of faster switching devices and make robust power solutions