

HTOL SRAM Vmin shift considerations in scaled HKMG technologies

S. Balasubramanian, V. Joshi, T. Klick*, R. Mann#, J. Versaggi#, A. Gautam#, C. Weintraub+
 G. Kurz*, G. Krause*, A. Kerber#, B. Parameshwaran, T. Nigam
 GLOBALFOUNDRIES, Santa Clara CA, *Dresden, Germany, #Malta, NY, +Austin, TX

Abstract—This paper examines the role of NBTI and PBTI on SRAM Vmin shifts during HTOL stressing and quantifies their impact on reliability lifetime projections in scaled high-k metal gate (HKMG) technologies. Correlation between measured HTOL SRAM Vmin shifts and transistor level parametrics is summarized on both 28nm poly-SiON and HKMG technologies. The paper concludes that the commonly used HTOL acceleration voltage of 1.4xVnom may be excessive in scaled HKMG technologies due to the larger role of PBTI in SRAMs

Index Terms - SRAM, Vmin, HTOL, NBTI, PBTI, HKMG, replacement metal gate, scaling, CMOS

I. INTRODUCTION

In aggressively scaled technologies, increased threshold voltage (V_t) variations and device reliability wear out mechanisms present significant challenges to SRAM Vmin scaling. Given SRAM devices are scaled significantly in every node for density reasons, random dopant fluctuations (RDF) is the dominant mechanism limiting threshold voltage (V_T) variations in these devices. This in turn limits SRAM Vmin scaling. Since the 130nm technology node, SRAM Vmin scaling is not only limited by time zero V_t variations (RDF) but also by time-dependent V_t increase in median and sigma due to device wear out. In the poly SiON technologies, the key limiter for Vmin shifts in SRAMs is the NBTI degradation in PU devices. With the introduction of HKMG, PBTI has emerged as an added reliability wear out mechanism in addition to NBTI. PBTI and NBTI manifest themselves as both systematic V_t shifts (median) as well as increased BTI related statistical V_t variations [1,2]. Therefore, in order to optimize SRAM end-of-life (EOL) Vmin, it is necessary to consider both time-zero (T_0) yield as well as NBTI/PBTI induced Vmin degradation. High Temperature Operating Life (HTOL) stress testing is used in product and technology qualification to quantify EOL Vmin shifts. This paper examines the continued applicability of the historic standard HTOL stress conditions (1.4xVnom/ 1000h/ $T \geq 125C$) to scaled HKMG SRAMs.

The paper is organized in 4 sections. First we illustrate the impact BTI on SRAM cell operation in terms of Vmin shift. We discuss the qualitative role played by NBTI and PBTI in the degradation of SRAM cell. This is followed by discussion of the simulation methodology used to correlate to Si-measured EOL Vmin degradation as well as predict the same for scaled SRAMs. The methodology is calibrated to both Poly SiON technology and HKMG based technology in 28nm. The impact of PBTI vs NBTI on a given HTOL Vmin shift is further discussed in the context of voltage acceleration coefficient differences for the two mechanisms. Finally guidance is provided for a technology that just meets both the NBTI and PBTI specs. It is shown that in such cases the

historical approach for Vmin guard band is overly conservative and unrealistic. We conclude by proposing a stressing methodology for appropriate parametric Vmin guard banding thereby validating EOL product functionality during HTOL.

II. ROLE OF BTI ON SRAM READ/WRITE MARGIN SHIFTS

A. Impact of BTI on Vmin shift in SRAMs

Vmin is defined as the lowest voltage where the SRAM array is functional with no fails during write and read back of the whole array. During HTOL, packaged SRAM's are stressed dynamically by writing/reading of different patterns to the SRAM array with Vmin characterized pre- and post-stress. In addition - SRAM read disturb voltage (VdipR) and write margin (WMar) are also monitored as a function of stress time.




Fig. 1. Schematic of a 6-T SRAM cell. When the cell stores the state '0', the transistors PD1 (pull down NMOS) and PU6 (pull-up PMOS) experience PBTI and NBTI stress respectively. When the state toggles to '1', then the transistors PD2 and PU5 experience BTI stress in turn.

	Poly/SiON (NBTI only)	HKMG (PBTI+NBTI)
VdipR (Read disturb)	Degrades- due to PU NBTI	Degrades – due to a) PU NBTI b) beta ratio (PD/PG) degrades c) PD Vtmm increase
WMar (Write Margin)	Improves - due to PU NBTI	Improves/Neutral - due to PG/PU V_t increase.

Table 1: Impact of NBTI and PBTI on SRAM read disturb and Write Margins. VdipR degrades whereas WMar improves or stays neutral with HTOL stress. The VdipR degradation with HTOL stress is the primary reliability related concern for SRAM functionality.

The overall V_{min} of the SRAM array is the maximum of read vs write V_{mins} . The theoretical minimum V_{min} occurs when read and write V_{min} values are balanced. However, with BTI induced degradation, the read vs write V_{min} balance changes through the lifetime of the product.

Fig. 1 shows an SRAM cell storing the data state ‘0’. Under this condition, transistors PD1 (pull down NMOS) and PU6 (pull-up PMOS) experience PBTI and NBTI stress respectively. When the state toggles to ‘1’, then PD2 and PU5 experience BTI stress in turn. Table 1 qualitatively summarizes the impact of NBTI and PBTI shift mechanisms on SRAMs. NBTI shifts result in a V_{dipR} degradation and W_{Mar} improvement. In HKMG SRAMs, in addition to V_{dipR} degradation from NBTI, PBTI introduces additional V_{dipR} degradation due to a reduction in SRAM cell beta ratio ($I_{dsat,PD}/I_{dsat,PG}$) and PD V_t mismatch (V_{tmm}) degradation. The PG device only experiences PBTI stress during a write ‘0’ cycle and therefore tends to degrade much less than the PD device. This results in a beta ratio reduction, thereby causing degradation in V_{dipR} .

B. V_{min} distribution pre and post stress

Fig. 2 shows an example 28nm HTOL V_{min} chart from a 64Mb array stressed at $1.4 \times V_{nom}/125C$. V_{min} and V_{dipR} distributions are plotted for both T_0 and after 1000hr stress (T_{1000}). V_{dipR} degrades during HTOL stressing due to PU V_t increase in line with the expectations summarized in Table 1. On the other hand, the overall V_{min} distribution shifts towards lower values with HTOL stress. The reason for this is that in this particular case, the overall V_{min} of is limited by SRAM write margin, W_{Mar} , at both T_0 and post stress. Given the PU NBTI degradation with stress, the V_{min} improves with HTOL stress due to improvements in W_{Mar} . The impact of higher V_{dipR} is negated by the improvement in W_{Mar} at 85C. In effect, this cell comfortably met the time zero and EOL V_{min} spec. The read vs write V_{min} balance is determined by a number of technology specific factors such as performance requirements, leakage, array organization (column height), planned product usage and acceptable production V_{min} screens.




Fig. 2. A representative chart of 28nm HTOL V_{min} shifts showing that V_{dipR} degrades with HTOL stress. In this case, the overall V_{min} is limited by write margin, W_{Mar} , at both T_0 and post stress, which in turn improves with HTOL stress.

III. SIMULATION METHODOLOGY AND CALIBRATION

A. HTOL V_{min} correlation to NBTI/PBTI

This section establishes correlation between measured HTOL parametric V_{min} shifts (ΔV_{min}) and that simulated using measured transistor level NBTI/PBTI median and sigma ΔV_t shifts. The V_{min} simulations consider both the T_0 transistor targeting (V_t , transistor performance) as well as variations such as V_t , L_g etc. Time zero (T_0) V_{min} simulations are performed across various temperature and voltages to calibrate with the measured T_0 V_{min}/V_{dipR} distributions. The impact of BTI-induced V_t shifts is then incorporated in the simulations, where both the increase in median V_t and any impact of additional variability due to BTI is included. The BTI V_t degradation inputs for median and sigma include the impact of BTI recovery as well to capture the effect of data toggling during functional array stress. A schematic flow of the simulation methodology is shown in Fig. 3




Fig. 3. Steps in the HTOL V_{min} shift simulation/ correlation methodology




Fig. 4. 6T SRAM a) read disturb V_{min} distribution (V_{dipR}) at 125C from 28nm HKMG technology (TechA) showing progressive degradation in V_{dipR} with increasing stress b) Write margin, W_{Mar} , measured at $-40C$ shows improvement

B. Calibration to measured HTOL Vmin shift data

The ΔV_{min} correlation to gate-first 28nm HKMG (TechA) Si stressed at $V_{stress} = 1.4 \times V_{nom}$, $T=125C$ is shown in Fig. 4. The data and simulations both show that the V_{dipR} at 125C (worst case read disturb temperature) increases with HTOL stress whereas the measured W_{Mar} at -40C (worst case test temperature for writability) decreases with stress. The simulations show good correlation to Si data for both read and write V_{min} changes with HTOL stressing. Based on these correlations, we conclude that BTI plays a significant role in SRAM HTOL V_{min} shifts and that the simulation framework captures the HTOL V_{min} shifts quantitatively.

IV. HTOL VMIN SHIFT DATA AND SCALING TRENDS

A. HTOL Induced Vmin Shift For 28 nm Technologies

A common foundry accepted guard band for EOL V_{min} shift is $\Delta V_{min}=5\%V_{nom}$. For example, Fig. 5 shows HTOL V_{min} shifts from a 28nm poly-SiON technology which meets this criterion, with NBTI being the major HTOL V_{min} limiter.

In another 28nm gate-first HKMG optimized for low- V_{dd} performance (TechB), we still comfortably meet the ΔV_{min} spec in spite of the additional degradation from PBTI. The simulations for V_{min} and V_{dipR} shift are well matched to the Si data and total EOL V_{min} shift $< 50mV$ (Fig. 6). This is because, for this HKMG technology, little PBTI is seen even under HTOL stressing of $1.4 \times V_{nom}$, so V_{min} continues to be limited by NBTI. The low PBTI in gate-first HK is attributed to the presence of La for work function engineering [3]. For both these technologies ΔV_{min} was determined completely by ΔV_{dipR} which shows degradation as a function of stress time as explained in Table I.

B. NBTI vs PBTI Tradeoff During HTOL Stress

Fig. 7 illustrates the challenge and critical role PBTI plays in HKMG technologies under HTOL stressing conditions. A




Fig. 5. 28nm poly-SiON HTOL V_{min} shift data showing that the V_{dipR} shifts are in the range of $\sim 5\%V_{nom}$ after stressing at 125C/ $1.4 \times V_{nom}/1000h$. The V_{min} shifts are driven primarily due to PU NBTI degradation




Fig. 6. 28nm gate-first HKMG (TechB) HTOL data showing V_{dipR} shifts of $< 50mV$ after stressing at $1.4 \times V_{nom}/1000h/125C$. The V_{min} shifts are still driven primarily due to NBTI degradation given gate-first HKMG showed little PBTI even at the HTOL stress voltage

higher voltage acceleration exponent (VAE) in PBTI as compared to NBTI [4,5] means that EOL equivalent BTI V_t shifts are generated at lower stress voltages in PBTI than for NBTI. This implies that the choice of stress voltages is a critical HTOL consideration in scaled HKMG technologies. At short HTOL stress times ($< 24hrs$), there is a relatively large V_{stress} difference ($0.2-0.3 \times V_{nom}$) to meet a certain BTI V_t shift target due to the NBTI vs PBTI VAE differences. At longer stress times ($\sim 1000hrs$), the V_{stress} gap needed to induce the target NBTI vs PBTI V_t shifts is much smaller ($\sim 0.1 \times V_{nom}$). This implies lower V_{stress} applied for longer stress times induces a better balanced PBTI vs NBTI V_t shifts, thereby better mimicking EOL behavior. However, in 28nm gate-first HKMG, under typical HTOL conditions of $1.4 \times V_{nom}$, the PBTI V_t shift \ll NBTI even after accounting




Fig. 7. Voltage acceleration ratio (V_{stress}/V_{nom}) required to mimic EOL-like V_t shifts. PBTI has a steeper voltage acceleration (VAE factor a) than NBTI and therefore needs a lower stress voltage to produce the same BTI V_t shift.

for differences in their VAE. This is just an illustration of how the traditional $1.4xV_{nom}$ has not been an issue in 28nm because of good PBTI control.

V. HTOL V_{min} IMPLICATION FOR HKMG

With continued T_{inv} scaling, controlling BTI to meet the device reliability specs at V_{max} , 125C, 5yrs DC is a significant challenge [6]. We study a HKMG technology scaling scenario, where one just meets the NBTI and PBTI device specs for read-disturb V_{min} limited cell. For reference, the 28nm poly-SiON & gate-first HKMG summarized above bettered this device BTI spec. Using the HTOL simulation methodology calibrated on 28nm poly-SiON and HKMG, our simulations project that a traditional HTOL stress of $1.4xV_{nom}$ would produce EOL-like V_{min} shifts in only $\sim 1h$ of stressing (Fig. 8). This is primarily driven by a higher PBTI under HTOL stress voltages arising from a steep VAE and larger sensitivity of SRAMs to PBTI. A more reasonable HTOL stress is depicted by the grey box in Fig. 8 (for example, $1.25xV_{nom}/168h$), which better captures EOL ΔV_{min} targets. We examine the choice of HTOL V_{stress} needed to meet EOL ΔV_{min} targets across BTI scaling scenarios, namely - NBTI limited vs. PBTI limited.

Fig. 9 shows that while $HTOL V_{stress} \sim 1.4xV_{nom}$ is acceptable for NBTI limited technologies, $V_{stress} \sim 1.25xV_{nom}$ is more relevant for a case where NBTI and PBTI are roughly equal. Based on these projections, the continued use of HTOL stressing at $1.4xV_{nom}$ makes meeting the ΔV_{min} criteria difficult unless the PBTI magnitude can be significantly reduced. However, our recommendation of $V_{stress} \sim 1.25xV_{nom}$ is only for intrinsic or parametric V_{min} shifts and continuing HTOL at higher V_{stress} or longer times would be prudent for capturing extrinsic fails.

VI. CONCLUSION

Given the larger sensitivity of SRAMs to PBTI and SRAM




Fig. 8. Projections of SRAM V_{min} shifts vs. HTOL stress voltage for a technology that just meets the transistor level BTI specs. At $V_{stress} = 1.4xV_{nom}$, target EOL-like V_{min} shifts are produced already in $\sim 1h$ of stressing. A more reasonable HTOL stress condition is highlighted in the grey box with V_{stress} between $1.2xV_{nom}$ and $1.3xV_{nom}$.




Fig. 9. Projected HTOL voltage stress (V_{stress}/V_{nom} ratio) to cover EOL ΔV_{min} targets across BTI scaling scenarios, namely - NBTI limited vs. PBTI limited technologies. In the NBTI limited case, HTOL at $V_{stress}/V_{nom} \sim 1.4x$ is acceptable, whereas for a PBTI only case, this ratio drops to $\sim 1.2x$. For a scenario where NBTI and PBTI are \sim equal, then HTOL at $V_{stress}/V_{nom} \sim 1.25x$ looks reasonable.

scaling, the continued use of the traditional HTOL stress voltages $\sim 1.4xV_{nom}/1000h$ in scaled HKMG technologies will result in large SRAM V_{min} shifts that are significantly greater than that expected from EOL usage. HTOL readouts at lower stress voltages and times ($\sim 1.25xV_{nom}/168h$) should be considered for appropriate parametric V_{min} shift coverage from stressing and continued HTOL at higher V_{stress} or longer times would be appropriate for capturing extrinsic fail components.

REFERENCES

- [1] Kapre, R., K. Shakeri, H. Puchner, J. Tandigan, T. Nigam, K. Jang, M. V. R. Reddy, S. Lakshminarayanan, D. Sajoto, and M. Whately. "SRAM variability and supply voltage scaling challenges." IEEE IRPS, pp. 23-28., 2007
- [2] Haggag, A., G. Anderson, S. Parihar, D. Burnett, G. Abeln, J. Higman, and M. Moosa. "Understanding SRAM high-temperature-operating-life NBTI: statistics and permanent vs recoverable damage." IEEE IRPS, pp. 452-456, 2007.
- [3] Sato, M., N. Umezawa, J. Shimokawa, H. Arimura, S. Sugino, A. Tachibana, M. Nakamura et al. "Physical model of the PBTI and TDDB of $1a$ incorporated HfSiON gate dielectrics with pre-existing and stress-induced defects." IEEE IEDM, pp. 1-4., 2008.
- [4] Pae, S., Choi, J., He, J., & Lee, S. H. (2010). "Reliability characterization of 32nm high-K and Metal-Gate logic transistor technology." IEEE IRPS, pp. 287-292. 2010.
- [5] Rahman, A., M. Agostinelli, P. Bai, G. Curello, H. Deshpande, W. Hafez, C-H. Jan et al. "Reliability studies of a 32nm System-on-Chip (SoC) platform technology with 2 nd generation high-k/metal gate transistors." IEEE IRPS, pp. 5D-3., 2011.
- [6] Cartier, E., A. Kerber, T. Ando, M. M. Frank, K. Choi, S. Krishnan, B. Linder et al. "Fundamental aspects of HfO₂-based high-k metal gate stack reliability and implications on t_{inv} -scaling." IEEE IEDM, pp. 18-4. IEEE, 2011.