# **A 65nm-node LSTP (Low Standby Power) Poly-%/a-Si/HfSiON Transistor with High Ion-Istandby Ratio and Reliability**

Y. Yasuda, N. Kimizuka, T. Iwamoto\*, **S.** Fujieda\*, T. Ogura\*, H. Watanabe\*, T. Tatsumi\*,

I. Yamamoto, K. Ita, H. Watanabe\*, Y. Yamagata, and K. Imai

Advanced Device Development Division, NEC Electronics Corporation

\* System Devices Research Labs, NEC Corporation

1120 Shimokuzawa, Sagamihara, Kanagawa 229-1 198, Japan

Tel: +81-42-771-0707, Fax: **+8** 1-42-771.0938, E-mail: [yuri.yasuda@necel.com](mailto:yuri.yasuda@necel.com) 

#### Abstract

We have newly developed poly-Si/a-Si/HfSiON (EOT=1.6nm) transistor that features high  $I_{\text{cn}}$ - $I_{\text{start}}$ <sub>by</sub> ratio and reliability for 65nm-node LSTP (Low Standby Power) application.

By carefully optimizing halo implant condition, excellent I<sub>on</sub>-Isanchy  $(\equiv \frac{1}{k} + \frac{1}{\omega t})$  characteristics of  $I_{\infty}$ =520µA/I<sub>smdb</sub>=17pA ( $I_{\infty}$ =1.6pA,  $I_{\infty}$ =<br>15pA) at V<sub>df</sub>=1.2V are obtained, which is the highest ratio ever reported. In addition, we have newly introduced thin amorphous-Si layer between HfSiON and phosphorous-doped poly-Si gate -electrode for reliability enhancement, and confirmed that PBTI (positive bias temperature instability) lifetime improves by two orders of magnitude with no performance degradation. We believe this technology enables further device scaling of poly-Si/HfSiON structure.

#### Introduction

Low standby power (LSTP) devices are now indispensable for various mobile applications. Fig.1 shows the relation between  $I_e$ , GIDL and  $I_{\text{on}}$  as a function of EOT. In conventional LSTP using SiON gate dielectric, thick gate dielectrics and high channel doping are required for standby leakage (Isonahy) suppression, which inevita -bly results in performance degradation as well as GIDL increase. Compared to SiON, high-K gate dielectric can achieve not only I<sub>2</sub> reduction but also GIDL suppression because high threshold voltage  $(\tilde{V}_{th})$  can be obtained with lower channel doping thanks to Fermi -pinning effect. High-K device is well-suited for LSTP because of these features. On the other hand, high-K gate dielectric is known to induce many issues such as  $V_{\text{th}}$  shift of P-MOSFET, mobility degradation, and reliability degradation. Up till now,  $V_{\text{th}}$  adjustment of P-MOSFET [1] and mobility improvement [2] have been reported. However, poly-Si high-K detailed device level study has not yet been reported.

In this paper, we show the excellent  $I_{on} - I_{\text{smooth}}$  transistor characteristics obtained through process parameter optimization not only on high-K film formation, but also on other parameters involved in total transistor formation, namely, gate-electrode and halo implant. In addition, we propose the new method for reliability enhancement by means of "amorphous-Si (a-Si) layer insertion" between poly-Si gate-electrode and HfSiON and show the detailed device level study on this new structure.

#### Device performance

In order to investigate the superiority of HfSiON over SiON for LSTP, we prepared HfSiON (EOT=1.6nm) device and two SiON devices :  $\dot{S}i\dot{O}N-1$  (EOT=2.2nm) with sufficiently thick dielectric so that  $I_g$  is suppressed to comparable value as  $I_{\text{off}}$ , SiON-2 (EOT=1.6nm) with the same EOT as HfSiON. Fig.2 shows  $I_d$ - $V_g$  characteristics of both SiON and HfSiON devices. In the case of SiON-1, thicker dielectric degrades on-current. On the other hand, in SiON-2, thinner dielectric drastically increases  $I_g$ . Moreover, GIDL significantly increases due to higher channel doping and vertical electric field. Compared to SiON devices, HfSiON device can achieve not only  $I<sub>a</sub>$ reduction, but also GIDL suppression due to low channel doping resulting from Fermi-pinning effect. Fig.3 shows the comparisons of GIDL dependence on halo dosage between SiON and HfSiON devices. GIDL of HfSiON device is one order of magnitude smaller than that of SiON device. Higher halo dosage can be applied for HfSiON device because of low GIDL, and this can be exploited for short-channel effect suppression and device scaling.

Mobility is an important parameter for high  $I_{on}$ . Fig.4 shows the comparison of effective electron mobility between SiON and HfSiON devices. HfSiON device in this work achieved high effective electron mobility comparable to SiON device. Fig.5 shows  $I_{on} - I_{off}$  characteristics of HfSiON and SiON devices. Because of reduced I<sub>o</sub> and GIDL, HfSiON device exhibits excellent  $I_{\text{on}}$ - $I_{\text{off}}$  characteristic compared with SiON device. Table.1 shows the summary of device performances. We have achieved  $I_{on}$ =520µA with  $I_{start}$ <sub>20</sub> =17pA at  $V_{dd}$ =1.2V, which is the of HfSiON and SiON devices. Because of reduced I<sub>g</sub> and HfSiON device exhibits excellent I<sub>on</sub>-I<sub>off</sub> characteristic compassion device. Table.1 shows the summary of device performant have achieved I<sub>on</sub>=520μA with I<sub>stand</sub>

## **HfSiON device reliability improvement**

Phosphorus (P) doping into gate-electrode is required for suppressing gate depletion effect and increasing inversion-mode capacitance. However, in the case of high-K dielectrics, many **researchers** have repotted concerns on reliability degradation caused by the impurities diffusion from gate-electrode and the reaction at poly-Si/high-K interface [4,5]. Fig.6 shows the influence of phosphorus diffusion from poly-Si gate-electrode.  $I_g$  drastically increases with higher phosphorus concentration in poly-Si gate -electrode. This is because phosphorus forms trap-sites in HtSiON, and degrades the film integrity. In conventional poly-Si/HfSiON structure, it has been a trade-off between performance (increased inversion capacitance) and **poor** dielechic film reliability.

We have devised a new process flow with which high reliability *can*  be achieved without performance degradation. Fig.7:B) shows the proccss flow and proposed gate-elecixode **structure,** which features thin amorphous-Si layer deposition on HfSiON prior to poly-Si deposition. Fig.7:A) shows the conventional flow. Test samples were fabricated for both A) poly-Si/HfSiON and B) poly-Si/a-Si/HfSiON and evaluated. Although gate depletion effect was of concern in **case** of poly-Si/a-Si/HfSiON, we have confirmed that optimizing a-Si layer thickness can effectively prevent the degradation of inversion-mode capacitance (Fig.8). Large area capacitor  $I_g$  distribution, an index for the dielectric film reliability, is shown in Fig.9. Poly-SVa-Si gate-electrode tightens  $I_g$  distribution spread.  $V_{\psi}$  dependence on phosphorus dosage is shown in Fig.10. Although  $V_{th}$  is generally known to increase by phosphorus induced fixed-charge [5], no V<sub>th</sub> increase was observed in poly-Si/a-Si/HfSiON. Also, compared with poly-Si/HfSiON, 40% reduction in hysteresis is achieved (Fig.11). From these experimental results, we infer that thin amoqhous-Si layer effectively suppresses the formation of phosphorus induced fixed-charge and trap-site.

The result of TDDB measurement is shown in Fig.12. Poly-Si/a-Si gate-electrode improves TDDB lifetime. PBTI lifetime, which is one of the **geatest** issues of high-K gate dielectric devices, is shown in Fig. 13. Due to phosphorus induced trap-sites suppression, poly-Si/a-Si gate-electrode improves PBTI lifetime by two orders of magnitude. These results show that highly rcliable device can be obtained by using optimized a-Si layer without performance degradation.

## **Conclusion**

We have newly developed poly-Si/a-Si/HfSiON transistor for 65m-node LSTP application. By carefully optimizing halo implant condition and using poly-Si/a-Si gate-electrode, we have obtained excellent  $I_{on}$ - $I_{standby}$  characteristics with high reliability.

## **References**

- [1] T. Iwamoto et al., IEDM Tech. Digest, p.639, 2003.
- *[2]* **A.** Morioka ct **al.,** VLSI Tech. Symp., p. 165,2003.
- [3] S. B. Samavedam et al., *IEDM* Tech. Digest. p.307, 2003.
- [4] **S.** J. Doh et **al.,** IEDM Tech. Digest, p.934,2003.
- **[5] A. Kaneko et al., SSDM proceeding, p.56, 2003.**
- **[6]C.B.Ohetal.,VLSITech.Symp.,p.71,2003.**



EQT<br>
Eq. 1 Schemation for LSTP-Tr.. In order to achieve low stand-<br>
by leakage, it is necessary to suppress  $I_g$  and GIDL simultaneously.<br>
Compared to conventional SiON gate dielectric, both  $I_g$  and GIDL can be<br>
suppress



3

þ

-1

o

Table1 Summary of device performances<br>with SiON and HfSiON gate dielectrics.





HfSiON(EOT=1.6nm)

500

 $V_{dd}$ =1.2V

700

 $\overline{600}$ 

Fig.8 Comparison of C-V character Fig.9 -istics between A)poly-Si/HfSiON<br>and B)poly-Si/a-Si.





A) poly-Si/HfSiON

B) poly-Si/a-Si/HfSiON

 $\circ$ 

 $\circ$ 

Accumulation gate leakage (I<sub>g,acc</sub>) distributions of capacitor.



 $\begin{tabular}{ll} \n dosage & dosage \\ \n Fig. 10 & V<sub>th</sub> dependence on phosphorus \\ \n \end{tabular}$ dosage with A) poly-Si/HfSiON and<br>B) poly-Si/a-Si/HfSiON.

w/o P

 $\ddot{\circ}$ 

Low P

B) poly-Si/a-Si/HfSiON

High P

 $0.42$ 

 $0.4$ 

 $0.36$ 



A) poly-Si

B) poly-Si/a-Si

2004 Symposium on VLSI Technology Digest of Technical Papers