An Optimized Transformerless Photovoltaic Grid-Connected Inverter

Huafeng Xiao, Student Member, IEEE, Shaojun Xie, Member, IEEE, Yang Chen, and Ruhai Huang

Abstract—Unipolar sinusoidal pulsewidth modulation (SPWM) full-bridge inverter brings high-frequency common-mode voltage, which restricts its application in transformerless photovoltaic grid-connected inverters. In order to solve this problem, an optimized full-bridge structure with two additional switches and a capacitor divider is proposed in this paper, which guarantees that a freewheeling path is clamped to half input voltage in the freewheeling period. Sequentially, the high-frequency commonmode voltage has been avoided in the unipolar SPWM full-bridge inverter, and the output current flows through only three switches in the power processing period. In addition, a clamping branch makes the voltage stress of the added switches be equal to half input voltage. The operation and clamping modes are analyzed, and the total losses of power device of several existing topologies and proposed topology are fairly calculated. Finally, the commonmode performance of these topologies is compared by a universal prototype inverter rated at 1 kW.

Index Terms—Clamping, common-mode voltage, full-bridge inverter, unipolar sinusoidal pulsewidth modulation (SPWM).

I. INTRODUCTION

T RANSFORMERLESS grid-connected inverters have a lot of advantages such as high efficiency, small size, light weight, low cost, etc. [1]–[6]. However, there is a galvanic connection between power grid and solar cell array. Depending on the inverter topology, this may cause fluctuation of the potential between the solar cell array and the ground, and these fluctuations may have a square wave at switching frequency. When energized by a fluctuating potential, the stray capacitance to ground formed by the surface of the photovoltaic (PV) array may lead to the occurrence of ground currents. A person, connected to the ground and touching the PV array, may conduct the capacitive current to the ground, causing an electrical hazard [4]. At the same time that the conducted interference and radiated interference will be brought in by the ground current, the grid current harmonics and losses will also increase [5].

The unipolar sinusoidal pulsewidth modulation (SPWM) full-bridge inverter has received extensive attentions, owing to its excellent differential mode characteristics such as higher dc voltage utilization, smaller current ripple in the filter inductor, and higher processing efficiency. However, the switching fre-

The authors are with the Department of Electrical Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, China (e-mail: xiaohf@nuaa.edu.cn).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TIE.2010.2054056

quency time-varying common-mode voltage (whose amplitude is equal to a dc input voltage) is brought in. Therefore, a transformer (low frequency or high frequency) is needed to isolate the solar cell array from the grid in grid-connected applications, and at the same time, the high-frequency commonmode voltage endangers the insulation layer of the transformers [7], which increases its manufacturing cost. In order to remove this transformer from the unipolar SPWM full-bridge gridconnected inverter, a lot of in-depth researches, where new freewheeling paths are constructed to separate the PV array from the grid in the freewheeling period, have been done [6], [8]–[11]. A pair of switches between the two midpoints of the bridge leg [ac side, shown in Fig. 1(a)] has been added in [8] to construct a new freewheeling path in the freewheeling period. In [9], Gonzalez et al. bring a double clamping branch to the solar cell array side [shown in Fig. 1(b)], and the potential can be clamped in the freewheeling period by a capacitor divider in the input side. Only one additional high-frequency switch is brought to the positive terminal of the PV array [shown in Fig. 1(c)] to achieve the disconnection with the grid in the freewheeling period in [10]. Based on the high-frequency commonmode equivalent model of the full-bridge circuit derived by Gonzalez et al. [11] and Gubia et al. [12], it is necessary that the potential of the freewheeling path is clamped to half input voltage in the freewheeling period instead of disconnecting the PV array from the grid simply, and by which, the highfrequency common-mode voltage can be completely avoided in the unipolar SPWM full-bridge inverter. In [8] and [10], the potential of the freewheeling path cannot be clamped in the freewheeling period, and its level depends on the parasitic parameters of the path and the grid voltage amplitude. The clamping branch proposed by Gonzalez et al. [9] guarantees that the freewheeling path is clamped to half input voltage in the freewheeling period, but the output current flows through four switches in the power processing period, which increases the conduction losses.

Thin-film panels have a lot of advantages such as low cost and are suitable for building-integrated PV [13], [14]. However, its power density is lower than the conventional crystalline silicon module (which means that its conversion efficiency is lower). Thus, the stray capacitor of unit power module to the ground increases from 50–150 nF/kW for crystalline silicon module up to 1 μ F/kW for thin-film module [4]. Unfortunately, the transformerless grid-connected inverters make the ground current suppression become much more challenging in applications of thin-film panels.

Considering both of the advantages and disadvantages of the existing topologies mentioned earlier, an optimized

Manuscript received November 7, 2009; revised January 28, 2010, March 17, 2010, and May 1, 2010; accepted June 4, 2010. Date of publication June 28, 2010; date of current version April 13, 2011. This work was supported by the National Natural Science Foundations of China under Award 51077070.



Fig. 1. Several transformerless grid-connected inverters. (a) Heric topology proposed in [8]. (b) Topology proposed in [9] has been named as H6 in this paper. (c) H5 topology proposed in [10].

full-bridge structure has been proposed in this paper. Based on the structure in [10], a controllable switch and a capacitor divider are added to form a bidirectional clamping branch which guarantees that the freewheeling path is clamped to half input voltage in the freewheeling period and the output current flows through only three switches in the power processing period, so that the conduction losses can be decreased effectively. In addition, the blocking voltage of added switches is only half of the input voltage, owing to the clamping structure, which is beneficial to further improve the efficiency. The total losses of power device for several existing topologies and the proposed topology have been calculated and compared in this paper. Finally, the accuracy of the theoretical analysis and the validity of the clamping branch of the proposed topology are verified by a universal prototype inverter rated at 1 kW, and the common-mode performance of the optimized topology is also compared with those of several existing topologies. Because of its better ground current suppression performance and higher efficiency, this topology is suitable for high-power transformerless grid-connected inverters, particularly in thin-film solar cell applications.



Fig. 2. Optimized transformerless PV grid-connected inverter. (a) Proposed circuit structure with PV parasitic capacitors. (b) Gate drive signal with unity power factor.

II. OPERATION PRINCIPLE OF THE NEW CONVERTER

A. Structure of New Converter

In order to guarantee that the freewheeling path is clamped to half input voltage in the freewheeling period, two switches S_1 and S_2 and two capacitors C_{dc1} and C_{dc2} are introduced into the full-bridge inverter in this paper, as shown in Fig. 2(a). S_1 and S_2 are the high-frequency switches at the positive terminal of the solar cell array. S_3-S_6 are switches of the full-bridge inverter. L_1 , L_2 , and C_1 make up the filter connected to the grid. The freewheeling path through S_3 and S_5 (including their antiparallel diodes or body diodes), with S_1 , S_4 , and S_6 off, guarantees that the potentials of points 1, 3, and 4 shown in Fig. 2(a) are equal (the potential of the freewheeling path is defined as this potential) and are clamped to the potential of point 2 by switch S_2 .

B. Operation Principle Analysis

Grid-connected PV systems usually operate with unity power factor. The waveform of the gate drive signal for the proposed converter is shown in Fig. 2(b). In order to guarantee that the freewheeling path is completely clamped, S_1 and S_2 are switching complementarily, and then, S_2 , S_3 , and S_5 must be on while S_1 , S_4 , and S_6 are off in current zero-crossing. The main



Fig. 3. Equivalent circuits of working mode. (a) Power processing mode and (b) freewheeling mode in the positive half period of the grid current. (c) Power processing mode and (d) freewheeling mode in the negative half period of the grid current.



Fig. 4. Gate drive signal of the proposed inverter with power factors other than unity.

operation modes of the converter are shown in Fig. 3, where power processing and freewheeling modes in the positive half period and negative half period of the grid current are given, respectively.

In addition, the optimized topology with unipolar SPWM described earlier can operate with power factors other than unity as shown in Fig. 4, and its operation analysis would be similar except that the grid voltage is reversed in phases B and D. Here, it is needed to point out that the drive signal is in phase with the grid current.

Similarly, an alternative topology has been proposed, shown in Fig. 5, which has uniform operation principle as Fig. 2(a).



Fig. 5. Alternative circuit structure.

III. CLAMPING BRANCH

A. Capacitor Divider

For single-phase PV grid-connected systems in a power range of up to 10 kW, the voltage level of solar cell array is relatively high, generally reaching 350–750 V dc, so that two electrolytic capacitors rated at 400 V are used in series in order to reduce the cost. In addition, the working voltage of the capacitors C_{dc1} and C_{dc2} must be reliably divided to guarantee that the capacitors work safely and the freewheeling path is clamped to half input voltage in the freewheeling period. The midpoint voltage may deviate due to the dispersion of the component and parasitic parameters [15]–[17].



Fig. 6. Equivalent circuits in the clamped mode. (a) Potential down. (b) Potential up. (c) Potential fluctuates with grid voltage in the positive half period of the grid current.

This deviation can be suppressed by some means such as adding a resistor divider or an active voltage balancing circuit. In this paper, a simple resistor divider is used to balance the capacitor voltage.

B. Operation Principle of Clamping Branch

The equivalent circuit of the converter in the clamping period is shown in Fig. 6. It can be seen that, regardless of the grid current direction, if the freewheeling path potential falls, the current flows through the antiparallel diode (or body diode) of the clamp switch S_2 to step up this freewheeling path potential to $(1/2)V_{pv}$, as shown in Fig. 6(a); if the potential rises, the clamp switch S_2 will be on so that the potential falls back to $(1/2)V_{pv}$, as shown in Fig. 6(b). However, during dead time between the switches S_1 and S_2 , the potential of the freewheeling



Fig. 7. IGBT's hard-switching waveforms for loss calculation.

path is not clamped effectively, as shown in Fig. 6(c), which fluctuates with grid voltage. In Fig. 6(c), the pink arrowhead represents that the potential will rise, and the blue arrowhead represents that the potential will fall.

IV. CALCULATION AND COMPARISON OF THE TOTAL DEVICE LOSSES OF SEVERAL EXISTING TOPOLOGIES

Estimation of power device losses is critical for predicting the maximum efficiency of power electronic circuits [18]–[20]. In this section, power device losses are calculated based on the unified circuit parameters (given in Table III), and the device losses of the topologies in [8]–[10] and the proposed topology named as "oH5" (shown in Figs. 1 and 2(a), respectively) are compared.

A. Losses for IGBT Turn-on and Diode Turn-off

Fig. 7 shows waveforms for the turn-on transient of an insulated-gate bipolar transistor (IGBT) and turn-off transient of a diode. In device's data sheets, the turn-on behavior is characterized by the rise time t_r , diode reverse recovery time t_a , and t_b . The turn-on loss of IGBT is calculated as [21]

$$W_{\text{IGBT,turn-on}} = \frac{V_{\text{CE}}(I_L + I_{\text{RR}})(t_r + t_a)}{2} + \frac{V_{\text{CE}}I_L t_b}{2} + \frac{V_{\text{CE}}I_{\text{RR}} t_b}{3} \quad (1)$$

where V_{CE} is IGBT's blocking voltage across the collector and emitter, I_L is the filter inductor current, and I_{RR} is the reverse recovery current.

The diode turn-off loss can now be computed as [21], [22]

$$W_{\text{Diode,turn-off}} = \frac{V_F (I_L + I_{\text{RR}})(t_r + t_a)}{2} + \frac{(V_D + V_F)I_{\text{RR}}t_b}{6} \quad (2)$$

where V_F is the ON-state voltage of the diode and V_D is the diode's blocking voltage across the cathode and anode.

B. Losses for IGBT Turn-off and Diode Turn-on

The IGBT's turn-off and the diode's turn-on behavior shown in Fig. 7 are also characterized by the IGBT's turn-off delay time t_d , fall time t_f , and tail time t_{tail} . The turn-off loss of IGBT is calculated as [18], [21]

$$W_{\text{IGBT,turn-off}} = \frac{V_{\text{CE}}I_L t_d}{2} + \frac{11 \cdot V_{\text{CE}}I_L t_f}{20} + \frac{V_{\text{CE}}I_L t_{\text{tail}}}{20}.$$
(3)

The diode turn-on loss can now be computed as

$$W_{\text{Diode,turn-on}} = \frac{9 \cdot V_F I_L t_f}{20} + \frac{19 \cdot V_F I_L t_{\text{tail}}}{20}.$$
 (4)

C. On-State Losses for IGBT and Diode

The conduction losses of IGBT and diode can be calculated as

$$W_{\text{IGBT,on-state}} = V_{\text{CE}}(\text{on}) \cdot I_L \cdot [dT_S - (t_r + t_a + t_b)]$$

$$W_{\text{Diode,on-state}} = V_F \cdot I_L \cdot [(1 - d)T_S - (t_d + t_f + t_{\text{tail}})]$$

$$(6)$$

where $V_{\rm CE}({\rm on})$ is the ON-state voltage of IGBT, d is IGBT's duty cycle, and T_S is the switching period.

D. Calculation Results

The device loss power can be derived by integral in a grid period

$$P_{\text{IGBT,loss}} = \frac{1}{T_g} \sum_{i=1}^{N} \left(W_{\text{IGBT,turn-on}}(i) + W_{\text{IGBT,turn-off}}(i) + W_{\text{IGBT,on-state}}(i) \right)$$
(7)

$$P_{\text{Diode,loss}} = \frac{1}{T_g} \sum_{i=1}^{N} \left(W_{\text{Diode,turn-on}}(i) + W_{\text{Diode,turn-off}}(i) \right)$$

$$+ W_{\text{Diode,on-state}}(i))$$
 (8)

where T_g is the grid period, *i* represents one switching process, and N is the total switching time in a grid period.

Table I shows the voltage rate and distribution of the device's number in these topologies. International Rectifier's IRG4PSC71UD (600 V/60 A) IGBT with ultrafast soft recovery diode was chosen for the switches rated at 600 V. The 1200-V IGBT used was IRG4PSH71UD (1200 V/50 A), which is of the same family as the IRG4PSC71UD. The total device losses in different switching frequencies are listed in Table II under selected devices and shown as histogram in Fig. 8 with each component's percent. It can be seen that Heric [8] is with the least device loss and H5 [10] is the highest. Compared with H5, the oH5 proposed in this paper reduces the device loss significantly. In particular, the advantage of the efficiency of the optimized topology oH5 becomes more and more obvious as the switching frequency increases, and it is gradually close

TABLE I ANALYSIS OF DEVICE OPERATION IN SEVERAL TOPOLOGIES

	Voltage rate	Heric	H6	H5	oH5
Device	600V	0	2	0	2
	1200V	6	4	5	4
Turn on/off	600V	0	2	0	1
loss	1200V	2	0	2	1
Conduction	600V	0	2	0	1
loss	1200V	2	2	3	2
Freewheeling	1200V trench	1	2	1	1
loss	1200V Diode	1	2	1	1
Reverse	600V	0	0	0	0
recovery loss	1200V	1	2	1	1
Gate loss	600V	0	2	0	2
	1200V	2	2	2	2

TABLE II TOTAL SEMICONDUCTOR LOSSES OF SEVERAL TOPOLOGIES RATED AT 5 kW UNDER DIFFERENT SWITCHING FREQUENCIES

Switching frequency (kHz)	Heric (W)	H6 (W)	H5 (W)	oH5 (W)
10	66.603	79.307	79.640	71.470
15	78.102	88.103	91.436	81.880
20	89.894	98.895	103.228	91.886
25	101.686	108.353	115.020	102.094



Fig. 8. Total device loss distribution for a 5-kW rate.

Gate loss

to the Heric topology. The calculation results are in agreement with the theoretical estimation.

The comparison of total device losses is helpful for the selection of the high-efficiency topology in practice.

V. EXPERIMENTAL RESULTS

In order to verify the operation principle and performance comparison, a universal prototype inverter has been built in our laboratory, as shown in Fig. 9. The specifications of the converter are listed in Table III.

In Fig. 9, modules "Leg1U," "Leg1D," "Leg2U," and "Leg2D" are leg switches of the conventional full-bridge inverter. Modules "DC Bypass1," "DC Bypass2," and "Clamping Branch" are partially selected in H5, H6, and oH5 inverters according to the topology structure. Module "AC Bypass" is enabled in the Heric inverter. L_1 , L_2 , and C_1 make up the



Fig. 9. Test layout.

TABLE III Parameters of Universal Grid-Connected Inverter Rated at 1 kW

Parameter	Value		
Input Voltage	340~700VDC		
Grid voltage/frequency	240VAC/50Hz		
Rated power	1000 W		
Switching frequency	20kHz		
DC-bus capacitor C_{dc1} , C_{dc2}	470µF/400V		
MOSFET S1~S6	IXFN36N100		
Filter inductor L_1, L_2	4mH		
Filter capacitor C_1	6.6µF		
Common-mode inductor L_{CM}	Core: 2×2W-43615-TC		
	Wire: 2mm		
	Turns: 10+10		
Common-mode capacitor C_{Y1} , C_{Y2}	2.2 nF		
PV parasitic capacitor C_{pv1} , C_{pv2}	0.1µF		

grid-connected filter. C_X is a differential-mode capacitor in the electromagnetic interference (EMI) filter; $L_{\rm DM}$ and $L_{\rm CM}$ are differential- and common-mode inductors, respectively; and $C_{\rm Y1}$ and $C_{\rm Y2}$ are common-mode capacitors. The stray capacitors $C_{\rm pv1}$ and $C_{\rm pv2}$ between solar panels and the earth depend on the material and size of the solar panels, soil properties, air humidity, installation, etc. $Z_{\rm Line1}$ and $Z_{\rm Line2}$ are line impedances (mainly inductive). Z_G is the impedance between the grid ground and the chassis ground of the inverter.

In all tests, the PV parasitic capacitor, grid-connected filter, EMI filter, and measuring point of ground current are the same for performance comparison.

The common-mode voltage and the ground current waveforms of the four topologies in unified experimental conditions are shown in Figs. 10–13, respectively. The grid voltage v_g , grid current i_g , voltage v_{4N} of midpoint 4 to terminal N, commonmode voltage $v_{CM} = v_{3N} + v_{4N}/2$, and voltage v_{3N} of middle point 3 to terminal N are shown in subfigure (a) from top to down, respectively; subfigure (b) shows the grid voltage v_g , grid current i_g , ground current i_{Ground} at point of common coupling, and spectrum. Under the premise of filter inductor symmetric placement in phase line and neutral line, the ground current of the unipolar SPWM full-bridge inverter depends on the frequency and amplitude of the common-mode voltage v_{CM} [11], [12]. The values of ground current for Heric, H6, H5, and oH5 are 5.6, 0.7, 2.8, and 1.0 mA, respectively. It is obvious that the ground current of H6 is the lowest and that the ground current of oH5 takes the second place. Both of the detailed common-mode voltage waveforms at the peak and vale of the grid current are shown in Fig. 14. It can be seen that the narrow pulsewidth in the black ring of the common-mode voltage waveform corresponds to the dead time between the switches S_1 and S_2 . In this span, the freewheeling path potential rises because the clamp switch S_2 is still off. When S_2 is on, the freewheeling path potential will be quickly clamped to the midpoint potential of the capacitor divider. Due to this dead time, the common-mode characteristic of oH5 is worse than that of H6 as the clamp circuit of H6 is composed of diode's natural conduction whose performance only depends on turn-on speed of the diode. The experimental results are in agreement with the theoretical analysis well.

Considering the calculation results of total power device losses and the experimental results of the ground current suppression, it can be seen that the Heric topology has the minimum device loss but the worst common-mode characteristic, the H6 topology has the best common-mode characteristic but a higher device loss, and the proposed oH5 topology has a fine tradeoff between the device loss and the common-mode performance and is better than H5 in both of the efficiency and the ground current suppression, which can be seen from Fig. 10 and from the comparison of Figs. 12 and 13, respectively.

Fig. 15 shows the experimental waveforms. There are grid voltage v_q , grid current i_q , and inverter output voltage v_{34} (it is also the differential-mode voltage) from top to bottom. In this figure, the output voltage v_{34} has three levels as V_{pv} , 0, and $-V_{\rm pv}$, so a good differential-mode characteristic has been achieved like the unipolar SPWM full-bridge grid-connected inverter with galvanic isolation. The gate drive signals and voltages across the drain and source of the switches S_1 and S_2 are shown in Fig. 16. It can be seen that the blocking voltages are both clamped to half of the input voltage. In addition, the current i_{D2} through S_2 is so small that it only has a little impact on the capacitor divider. In addition, the ringing on the voltage of S_2 is observed, which is due to the long conductor between drain of S_2 and point 1 for current waveform i_{D2} measurement. The long conductor winded on the current transducer with parasitic inductor induced the ringing on the voltage of S_2 . Fig. 17 shows the midpoint voltage V_{2N} of the capacitor divider and the input voltage $V_{\rm DV}$, from which it can be seen that the voltage is divided well.



Fig. 10. Common-mode voltage and ground current waveforms in Heric topology. (a) Common-mode voltage (v_g : 400 V/div, i_g : 6.7 A/div, v_{3N} and v_{4N} : 200 V/div, v_{CM} : 200 V/div, and time: 4 ms/div). (b) Ground current (v_g : 400 V/div, i_g : 6.7 A/div, i_{Ground} : 80 mA/div, time: 4 ms/div, and M: 4 mA/div, 5 kHz/div).



Fig. 11. Common-mode voltage and ground current waveforms in H6 topology. (a) Common-mode voltage. (b) Ground current.



Fig. 12. Common-mode voltage and ground current waveforms in H5 topology. (a) Common-mode voltage. (b) Ground current.



Fig. 13. Common-mode voltage and ground current waveforms in oH5 topology. (a) Common-mode voltage. (b) Ground current.



Fig. 14. Detailed Common-mode voltage waveforms in oH5 topology. (a) At the peak of grid current (v_g : 400 V/div, i_{D2} : 40 mA/div, v_{3N} and v_{4N} : 200 V/div, v_{CM} : 200 V/div, and time: 4 ms/div). (b) At the vale of grid current.



Fig. 15. Differential-mode voltage waveform in oH5 topology at $V_{\rm pv} = 400$ V (v_g : 200 V/div, i_g : 6.7 A/div, v_{34} : 200 V/div, and time: 4 ms/div).

VI. CONCLUSION

An optimized transformerless grid-connected PV inverter has been proposed in this paper, which has the following advantages.

- 1) The common-mode voltage is clamped to a constant level, so the ground current can be suppressed well.
- 2) The good differential-mode characteristic can be achieved like the unipolar SPWM full-bridge grid-



Fig. 16. Experimental waveform of power device in oH5 topology at $V_{\rm pv} = 400$ V. (a) S₁ ($v_{\rm GS1}$: 20 V/div and $v_{\rm DS1}$: 200 V/div). (b) S₂ ($i_{\rm D2}$: 40 mA/div, $v_{\rm GS2}$: 20 V/div, and $v_{\rm DS2}$: 100 V/div).



Fig. 17. Experimental waveform of capacitor divider in oH5 topology at $V_{\rm pv} = 400 \text{ V} (v_g: 200 \text{ V/div}, i_g: 6.7 \text{ A/div}, v_{\rm pv} \text{ and } v_{2\rm N}: 100 \text{ V/div}, \text{ and time: } 4 \text{ ms/div}).$

connected inverter with galvanic isolation, but with higher efficiency.

3) The blocking voltage of the added switches is only half of the input voltage.

These merits are verified and compared by a universal prototype rated at 240 V/50 Hz, 1 kW. It can be concluded that the proposed inverter is extremely suitable for high-power singlephase grid-connected systems with thin-film solar cell.

References

- [1] J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galvan, R. C. P. Guisado, M. Prats, J. I. Leon, and N. Moreno-Alfonso, "Powerelectronic systems for the grid integration of renewable energy sources: A survey," *IEEE Trans. Ind. Electron.*, vol. 53, no. 4, pp. 1002–1016, Jun. 2006.
- [2] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1292–1306, Sep./Oct. 2005.
- [3] B. Sahan, A. N. Vergara, N. Henze, A. Engler, and P. Zacharias, "A singlestage PV module integrated converter based on a low-power currentsource inverter," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2602–2609, Jul. 2008.
- [4] J. M. A. Myrzik and M. Calais, "String and module integrated inverters for single-phase grid connected photovoltaic systems—A review," in *Proc. IEEE Bologna Power Tech Conf.*, Bologna, Italy, 2003, pp. 430–437.
- [5] M. Calais and V. G. Agelidis, "Multilevel converters for single-phase grid connected photovoltaic systems—An overview," in *Proc. IEEE Int. Symp. Ind. Electron.*, Pretoria, South Africa, 1998, pp. 224–229.
- [6] T. Kerekes, R. Teodorescu, and U. Borup, "Transformerless photovoltaic inverters connected to the grid," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Anaheim, CA, 2007, pp. 1733–1737.
- [7] C. X. Mao, W. B. Li, L. Jiming, and F. Shu, "Study of the common-mode voltage in a high-voltage ASD's system," *Proc. CSEE*, vol. 23, no. 9, pp. 57–62, 2003.
- [8] S. Heribert, S. Christoph, and K. Jurgen, "Inverter for transforming a DC voltage into an AC current or an AC voltage," Europe Patent 1 369 985 (A2), May 13, 2003.
- [9] R. Gonzalez, J. Lopez, P. Sanchis, and L. Marroyo, "Transformerless inverter for single-phase photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 693–697, Mar. 2007.
- [10] M. Victor, F. Greizer, S. Bremicker, and U. Hübler, "Method of converting a direct current voltage from a source of direct current voltage, more specifically from a photovoltaic source of direct current voltage, into a alternating current voltage," U.S. Patent 7 411 802, Aug. 12, 2008.
- [11] R. Gonzalez, E. Gubia, J. Lopez, and L. Marroyo, "Transformerless single-phase multilevel-based photovoltaic inverter," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2694–2702, Jul. 2008.
- [12] E. Gubia, P. Sanchis, and A. Ursua, "Ground currents in single-phase transformerless photovoltaic systems," *Prog. Photovolt.*, vol. 15, no. 7, pp. 629–650, May 2007.
- [13] R. Ruther, A. J. G. daSilva, A. A. Montenegro, and I. T. Salamoni, "Assessment of thin-film technologies most suited for BIPV applications in Brazil: The PETROBRAS 44 kWp project," in *Proc. 3rd World Conf. Photovoltaic Energy Convers.*, Osaka, Japan, 2003, pp. 2294–2297.
- [14] X. L. Li, "Application of CIS thin film solar cells in the BIPV system with large commercial project," *New Energy Environ.*, vol. 37, pp. 46–48, 2008.
- [15] H. du Toit Mouton, "Natural balancing of three-level neutral-pointclamped PWM inverters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1017–1025, Oct. 2002.
- [16] R. Stala, S. Pirog, M. Baszynski, A. Mondzik, A. Penczek, J. Czekonski, and S. Gasiorek, "Results of investigation of multicell converters with balancing circuit—Part I," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2610–2619, Jul. 2009.
- [17] P. N. Tekwani, R. S. Kanchan, and K. Gopakumar, "A dual five-level inverter-fed induction motor drive with common-mode voltage elimination and DC-link capacitor voltage balancing using only the switchingstate redundancy—Part II," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2609–2617, Oct. 2007.
- [18] A. D. Rajapakse, A. M. Gole, and P. L. Wilson, "Electromagnetic transients simulation models for accurate representation of switching losses and thermal performance in power electronic systems," *IEEE Trans. Power Electron.*, vol. 20, no. 1, pp. 319–327, Jan. 2005.

- [19] T. Shimizu and S. Iyasu, "A practical iron loss calculation for AC filter inductors used in pwm inverter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2600–2609, Jul. 2009.
- [20] Y. L. Xiong, S. Sun, H. W. Jia, P. Shea, and Z. J. Shen, "New physical insights on power MOSFET switching losses," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 525–531, Feb. 2009.
- [21] F. Hong, R. Z. Shan, H. Z. Wang, and Y. Yangon, "Analysis and calculation of inverter power loss," *Proc. CSEE*, vol. 28, no. 15, pp. 72–78, May 2008.
- [22] N. Shammas, D. Chamund, and M. Calais, "Forward and reverse recovery behavior of diodes in power converter applications," in *Proc. Int. Conf. Microelectron.*, Montenegro, Serbia, 2004.



Huafeng Xiao (S'10) was born in Hubei, China, in 1982. He received the B.S. and M.S. degrees in electrical engineering from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2004 and 2007, respectively, where he is currently working toward the Ph.D. degree in electrical engineering.

His main research interests are high-frequency soft-switching conversion and photovoltaic applications.



Shaojun Xie (M'05) was born in Hubei, China, in 1968. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 1989, 1992, and 1995, respectively.

In 1992, he joined the Faculty of Electrical Engineering, Teaching and Research Division, NUAA, where he is currently a Professor with the College of Automation Engineering. He has authored over 50 technical papers in journals and conference proceedings. His main research interests include avia-

tion electrical power supply systems and power electronic conversion.



Yang Chen was born in Shanxi, China, in 1985. He received the B.S. degree in electrical engineering from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2008, where he is currently working toward the M.S. degree in electrical engineering in the College of Automation Engineering.

He mainly focuses his research on highperformance dc-dc converters for photovoltaic applications.



Ruhai Huang was born in Jiangsu, China, in 1987. He received the B.S. degree from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2009, where he is currently working toward the M.S. degree in electrical engineering.

His research interests include grid-connected converters and parallel technology of inverters.



本文献由"学霸图书馆-文献云下载"收集自网络,仅供学习交流使用。

学霸图书馆(www.xuebalib.com)是一个"整合众多图书馆数据库资源, 提供一站式文献检索和下载服务"的24 小时在线不限IP 图书馆。

图书馆致力于便利、促进学习与科研,提供最强文献下载服务。

图书馆导航:

图书馆首页 文献云下载 图书馆入口 外文数据库大全 疑难文献辅助工具